# Appendix A

#### References

- Ned Mohan, Tore M. Undeland and William P. Robbins, "Power Electronics," 2<sup>nd</sup> edition, John Wiley and Sons Inc., New York (1995).
- [2] Krishna Shenai, "A55-V, 0.2-mΩcm<sup>2</sup> Vertical Trench Power MOSFET," IEEE Electron Devices Letters, EDL-12(3) (1991).
- [3] S.Colak, B.Singer, and E.Stupp, "Lateral DMOS Power Transistor Design," IEEE Electron devices Letters, EDL-1(4)(1980).
- [4] B. Jayan Balaga, "An Overview of Smart Power Technology," IEEE Transactions on Electron Devices, 38(7) (1992).
- [5] Rosli Sahrani and Saadah Abdul Rahman, "High Frequency Conductance-Voltage Characteristic Studies of the n-Channel Enhancement Mode Power MOSFET Device," IEEE National Symposium on Microelectronics, NSM'99 Proc., Sept. 1999, Pangkor, Malaysia, pg. 46 (1999).
- [6] AN7260.3, "Power MOSFET Switching Waveforms: A new Insight," Intersil Application Note, p. 10-15 – 10-22 (1999).
- [7] Krishna Shenai, "A55-V, 0.2-mΩcm<sup>2</sup> Vertical Trench Power MOSFET," IEEE Electron Devices Letters, EDL-12(3) (1991).
- [8] RFP14N05 Power MOSFET Data Book Supplement (1996).
- [9] AN7244.2 Application Note, Harris Power MOSFETs (1993).
- [10] Mahzom Pawanchek, "Electrical Properties of Annealed Silicon Oxide Thin Film," final year project report, Solid State Research Laboratory, University of Malaya (1992/1993).

References

- [11] Saadah Abdul Rahman, K.J Clay and W.I. Milne, "The Effects Of Annealing On PECVD Silicon Dioxide Thin Films Produced From N<sub>2</sub>O:SiH<sub>4</sub>:He Gas Mixture," Sing, J. Phys., Vol. 6, No.2 (1989) 29-38.
- [12] W.Scot Ruska, "Microelectronic Processing An Introduction To The Manufacture of Integrated Circuits," Electrical & Electronic Engineering Series, Mc Graw-Hill International Edition (1987).
- [13] Lim Soo King, "AC/DC Automation Technique To Investigate The Electrical Characteristics and Reliability Of Power MOSFET Devices," PHD Thesis, Solid State Laboratory, University Malaya (1999).
- [14] AN7244.3, "Understanding Power MOSFETs," Intersil Corporation Application Note (1999).
- [15] 590 CV Analyser Operation Manual (1991)
- [16] Jasprit Singh, "Semiconductor Devices," MC Graw-Hill, Inc., Singapore (1994).
- [17] Michael Shur, "Physics of Semiconductor Devices," Prentice Hall, Inc., New Jersey (1990).
- [18] S.M. Sze, "Semiconductor Devices Physics and Technology," 2<sup>nd</sup> edition, John Wiley and Sons, Inc., Singapore (1985).
- [19] B.E. Deal, "Standardized Terminology For Oxide Charges Associated With Thermal Oxidized Silicon," IEEE Trans. Electron Devices, EDL-27(606) (1980).
- [20] E.H. Nicollian and J.R. Brews, "MOS (Metal Oxide Semiconductor) Physics and Technology," John Wiley and Sons, Inc., New York (1982).
- [21] Sorab K.Ghandi, "Semiconductor Power Devices," John Wiley and Sons, Inc.

(1977).

- [22] AN7260.2 Application Note, Harris Power MOSFETs (1993).
- [23] Ben G. Streetman, "Solid State Electronic Devices," 2<sup>nd</sup> edition, Prentice Hall, New Jersey (1980).
- [24] A.S.Grove, "Physics and Technology of Semiconductor Devices," John Wiley and Sons, Inc., New York (1967).
- [25] A.Goetzberger, V. Heine, and E.H. Nicollian, Appl. Phys. Lett., 12, 95 (1968).
- [26] Paul Richman, "Characteristics and Operation of MOS Field-Effect Devices," Mc Graw-Hill, Inc., New York (1967).
- [27] Keith Brindley, "Radio and Electronics Engineer's Pocket Book," 18th Ed., Butterwoth-Heineman Newnes, Inc., Londan (1989).
- [28] Darol Wobschall, "Circuit Design for Electronic Instrumentation," Mc Graw-Hill, Inc., New York (1987).
- [29] Jacob Millman and Christos C.Halkias, "Integrated Electronics," Mc Graw Hill International, New York (1972).
- [30] AN7254.3, "Switching Waveforms Of the L<sup>2</sup>FET: A 5 Volt Gate-Drive Power MOSFET," Intersil Corporation Application Note, p.10-7 – 10-14 (1999).
- [31] AN8610.1, "Spicing –Up Spice II Software For Power MOSFET Modeling," Intersil Corporation Application Note, p.4-1 – 4-8 (1994).
- [32] G.Merckel, J.De Pontcharra, "Surface Characterization C-V Technique," handout paper, Centre dEtudes Nucleaires de Grenoble, LETI/MEA, 85 X 38041 Grenoble Cedex, France.

- [33] Kwyro Lee, Micheal Shur, Tor A. Fjeldly and Trond Ytterdal, "Semiconductor Device Modeling For VLSL" Prentice Hall. Inc., New Jersev (1993).
- [34] AN7332.1, "The Application Of Conductivity-Modulated Field-Effect Transistors," Intersil Corporation Application Note, p. 4-1 – 4-5 (1992).
- [35] AN8602.1, " The IGBTs A New High Conductance MOS-Gated Device," Intersil Corporation Application Note, pg. 4-1 – 4-4 (1992).

# **Appendix B**

## **Error Analysis**

#### **B1.** Capacitance

Based from the specifications given in the Instruction Manual Model 590 CV Analyzer (1 MHz), the Capacitance Reading Limits can be calculated from the following equation

$$\mathbf{R} = \mathbf{C} + \Delta \mathbf{R} \tag{1}$$

$$= C + - [(P X C)/100 + C_0/D]$$
(2)

where:

R = Reading limits (pF or nF)

C = Displayed capacitance (pF or nF)

 $\Delta R =$  Allowed Capacitance Error

P = Percent of reading value from specifications (percent)

[Given in the Instruction Manual, the accuracy is 0.29%]

Co = Fixed count value from specifications

D = Divisor to adjust count units: D = 1,000 (20pF); 100 (200pF);

10,000 (2nF / 20 nF)

As an example, using P = 0.29% from specification given in the Keithley 590/1MHz Instruction Manual for an actual of 8.9nF read using the 20nF range the allowed error is

 $\Delta R = [(P X C)/100 + C_o/D]$ 

 $=(0.29 \times 8.9000)/100 + (5/10,000)$ 

= 0.0258 + 0.0005

= 0.0263

#### Appendix B

If the lower and higher limits are R<sub>L</sub> and R<sub>H</sub>, therefore

 $R_L = 8.9000 - 0.0263 = 8.8737 nF$ 

and,

 $R_{\rm H} = 8.9000 + 0.0263 = 8.9263 nF$ 

Thus, the allowable reading range for rated accuracy would be between 8.8737nF and 8.9263nF.

### **B2.** Conductance

Conductance errors can be calculated using the same mentioned method as above (i.e using Equation 2 in Section B1) except the unit is change to uS or mS.