

2

A VHDL Implementation of BIST Technique in UART Design

By
Mohd. Yamani Idna bin Idris

A thesis submitted to the
Faculty of Computer Science and Information Technology
University of Malaya
In fulfillment of the requirements for the degree of
Master of Computer Science

May 2002

Perpustakaan Universiti Malaya



A510917074

ACKNOWLEDGMENTS

I would like to take this opportunity to express my highest appreciation to my supervisor, Prof. Ir. Dr. Mashkuri Yaacob for his assistance and unstinting help in maintaining standards of this thesis. Also to all the co-supervisors (Mr. Ibrahim, Mr. Noorzaily and Mr. Zaidi) for their guidance and sustained interest. Special thanks must go to Mr. Maliki Omar from Electrical Engineering and Dr Dave Vanden Bout from Xess for their generous support and valuable opinions. I am also grateful to all my family members and my friends at Faculty of Computer Science and Faculty of Engineering for their support and encouragement.

LIST OF TABLES

Table 1.1 : Future prediction towards semiconductors technologies	2
Table 2.1 : Summary of test cost	10
Table 3.1 : Feedback Combination to Generate LFSR	26
Table 4.1 : UART Pins Description	42
Table 4.2 : UART Registers Description	44
Table 4.3 : LCR1 Description	45
Table 4.4 : LCR2 Description	46
Table 4.5 : Modem Control Register Description	46
Table 4.6 : Line Status Register Description	47
Table 4.7 : Modem Status Register Description	48
Table 4.8 : Interrupt Mask Register Description	49
Table 4.9 : VHDL Modules	51
Table 5.1 : Script Files of a UART with BIST	54
Table 5.2 : ADDR[3:0] and DATA[7:0] corresponds to the simulation result	58
Table 5.3 : S_QOUT and S_DATA_IN in binary number	75
Table 6.1 : Summary of Xilinx XC4005E FPGA Chip	82
Table 6.2 : BILBO Operating Mode	96
Table 6.3 : Test Procedure	100
Table 6.4 : Summary of the selected ADDR[3:0] and DATA[7:0]	101
Table 7.1 : Cost to Detect and Diagnose a Fault at Different Levels	108

LIST OF TABLES

Table 1.1 : Future prediction towards semiconductors technologies	2
Table 2.1 : Summary of test cost	10
Table 3.1 : Feedback Combination to Generate LFSR	26
Table 4.1 : UART Pins Description	42
Table 4.2 : UART Registers Description	44
Table 4.3 : LCR1 Description	45
Table 4.4 : LCR2 Description	46
Table 4.5 : Modem Control Register Description	46
Table 4.6 : Line Status Register Description	47
Table 4.7 : Modem Status Register Description	48
Table 4.8 : Interrupt Mask Register Description	49
Table 4.9 : VHDL Modules	51
Table 5.1 : Script Files of a UART with BIST	54
Table 5.2 : ADDR[3:0] and DATA[7:0] corresponds to the simulation result	58
Table 5.3 : S_QOUT and S_DATA_IN in binary number	75
Table 6.1 : Summary of Xilinx XC4005E FPGA Chip	82
Table 6.2 : BILBO Operating Mode	96
Table 6.3 : Test Procedure	100
Table 6.4 : Summary of the selected ADDR[3:0] and DATA[7:0]	101
Table 7.1 : Cost to Detect and Diagnose a Fault at Different Levels	108

LIST OF FIGURES

Figure 1.1 : Total transistor per chip	1
Figure 3.1 : Serial Data Transmission and Receive	18
Figure 3.2 : UART block diagram	18
Figure 3.3 : Transmitter sequence of UART	20
Figure 3.4 : Receiver sequence	22
Figure 3.5 : Generic BIST	24
Figure 3.6: n-bits Linear Feedback Shift Register	25
Figure 3.7: n stage LFSR Configured as a MISR	27
Figure 3.8: BILBO Operating Modes	29
Figure 3.9: UART with BILBO Register and Tester	29
Figure 3.10: Sampling data received with 16 clocks faster than transmitter bit clock	31
Figure 4.1 : Xilinx Foundation Series 2i design flow	36
Figure 4.2 : Design Implementation flow of Xilinx Foundation Series 2i	38
Figure 4.3 : UART with BIST Top Level Design Symbol	41
Figure 4.4 : Hierarchical Tree of UART with BIST	50
Figure 5.1 : UART Frame Format	56
Figure 5.2 : 8-bits Data Transmission Setup	58

Figure 5.3 : Serial 8-bits Data Transmission at TXD	60
Figure 5.4 : 5-bits Data Transmission Setup	61
Figure 5.5 : Serial 5-bits Data Transmission at TXD	61
Figure 5.6 : Transmitter Break Interrupt Setup	62
Figure 5.7 : Transmitter Break Interrupt at TXD	63
Figure 5.8 : Transmitter Even Parity Setup	63
Figure 5.9 : Transmitter Even Parity Data Transmission at TXD	64
Figure 5.10: Transmitter CTS Enable Setup	64
Figure 5.11: TXD when CTS = '1' and testsen is enable	65
Figure 5.12: TXD when CTS = '0' and testsen is enable	65
Figure 5.13: Interrupt Mask Register setup	66
Figure 5.14: Interrupt Request (IRQ) when TXRDY Interrupt Mask is enable	66
Figure 5.15: Receiver 8-bits Setup	67
Figure 5.16: 8-bits Data Received at DATA[7:0] when Data Output Enabled.	
Internal Data Received at S_RXDATA.	68
Figure 5.17: Receiver 5-bits Setup	69
Figure 5.18: 5-bits Data Received at DATA[7:0] when Data Output Enabled.	
Internal Data Received at S_RXDATA.	69
Figure 5.19: Receiver Error and LSR setup	70
Figure 5.20: Results of Receiver Error and LSR	71
Figure 5.21: Results of Receiver Error and LSR (continued)	72
Figure 5.22: BIST Setup	73
Figure 5.23: BILBO Act as Shift Register	74
Figure 5.24: BILBO Act as LFSR and MISR	76

Figure 5.25: Final Value of MISR (S_QOUT) to be shifted out as serial signature	77
Figure 5.26: Serial Data Out Signature at “so”	78
Figure 6.1 : XS40 Board V1.1	81
Figure 6.2 : GXLOAD	83
Figure 6.3 : GXSPORT	84
Figure 6.4 : GXSTEST	85
Figure 6.5 : GXSETCLK	85
Figure 6.6 : Test Setup	86
Figure 6.7 : Hewlett Packard 54645D Mixed Signal Oscilloscope	87
Figure 6.8 : XS40 test setup	88
Figure 6.9 : External circuit to drive inputs to FPGA pins	92
Figure 6.10: Custom Implementation	93
Figure 6.11: Baud Rate Test Result	94
Figure 6.12: Measurement of BclkX16 using Mixed Signal Oscilloscope	94
Figure 6.13: Simulated waveform of BclkX16	95
Figure 6.14: Pseudo Random Pattern	97
Figure 6.15: Multiple Input Signature Register (MISR)	98
Figure 6.16: UART Internal Loop Test Result	103
Figure 7.1: Design Summary	106

CONTENTS

ACKNOWLEDGEMENTS	i
LIST OF TABLES	ii
LIST OF FIGURES	iii
CONTENTS	vi

CHAPTER 1: VLSI SUB-MICRON TECHNOLOGY

1.0 Introduction	1
1.1 Sub-micron Technology & FPGA	2
1.2 FPGA and Logic Testing	3
1.3 The Objectives	4
1.4 Scope	6

CHAPTER 2: SUB-MICRON TECHNOLOGY & LOGIC TESTING

2.0 Introduction	8
2.1 Tests and Manufacturer	9
2.2 VLSI Testing Problems	11
2.2.1 Test Generation Problem	11
2.2.2 The Input Combinatorial Problem	12
2.2.3 The Gate to I/O Pin Ratio Problem	13
2.3 Built-in-Self-Test (BIST)	13

CHAPTER 3: UART with BIST

3.0 Introduction	16
3.1 Universal Asynchronous Receive/Transmit (UART)	17
3.2 UART Architecture	18
3.2.1 The Transmitter	19
3.2.2 The Receiver	21
3.2.3 Baud Rate Generator	22
3.3 BIST Consideration	24
3.3.1 Linear Feedback Shift Register (LFSR)	25
3.3.2 Multiple Input Signature Register (MISR)	27
3.4 UART with BILBO Register and Tester	28
3.5 UART Features	31

CHAPTER 4: VHDL IMPLEMENTATION

4.0 Introduction	35
4.1 Designing a Programmable logic	36
4.2 VHISC Hardware Description Language (VHDL)	38
4.2.1 VHDL as a Standard Language	39
4.2.2 Increase productivity	39
4.2.3 Better design	39
4.2.4 Reusability for new technology	39
4.2.5 Tools independence	40
4.2.6 Minimum cost and time	40

4.3 VHDL and BIST	40
4.4 The Design	41
4.4.1 UART Pin Description	41
4.4.2 UART Register descriptions	44
4.4.2.1 Line Control Register 1 (LCR1)	44
4.4.2.2 Line Control Register 2 (LCR2)	46
4.4.2.3 Modem Control Register (MCR)	46
4.4.2.4 Linear Status Register (LSR)	47
4.4.2.5 Modem Status Register (MSR)	48
4.4.2.6 Interrupt Mask Register (INTMSK)	49
4.4.2.7 Holding Register	49
4.5 Writing VHDL Code	50

CHAPTER 5: SYNTHESIS & SIMULATION

5.0 Introduction	53
5.1 Simulation	53
5.2 UART Frame Format	55
5.3 Transmitter Simulation	57
5.3.1 Transmitter 8-Bits Data Transmission	57
5.3.2 Transmitter 5-Bits Data Transmission	61
5.3.3 Transmitter Break Interrupt	62
5.3.4 Transmitter Even Parity Mode	63
5.3.5 Transmitter CTS Enable (txctsen)	64
5.3.6 Interrupt Mask Register (INTMSK)	66

5.4 Receiver Simulation	67
5.4.1 Receiver 8-bit Mode	67
5.4.2 Receiver 5-bits Mode	69
5.4.3 Receiver Error and LSR	70
5.5 BIST Simulation	73
5.5.1 BIST Mode	73

CHAPTER 6: HARDWARE TEST

6.0 Introduction	80
6.1 XS40 Prototyping Board Version 1.1 (XS40 V1.1)	81
6.2 Xilinx XC4005E FPGA Chip	82
6.3 XSTOOLs	83
6.4 Initial Test Setup	86
6.5 Baud Rate Generator Test	88
6.5.1 User Constraint Files (**.ucf)	89
6.5.2 Baud Rate Calculation	90
6.5.3 External Circuit	91
6.5.4 Download Bit Stream File	92
6.5.5 Baud Rate Test Result	94
6.6 BILBO Test	96
6.6.1 Pseudo Random Pattern Generation (PRPG)	96
6.6.2 Multiple Input Signature Register (MISR)	98

6.7 UART Internal Loop Back Mode	99
----------------------------------	----

CHAPTER 7: DISCUSSION AND CONCLUSION

7.0 Discussion	104
7.1 Conclusion	107

REFERENCES	110
-------------------	-----

APPENDIX

Appendix 1: MISR outputs from C program	113
Appendix 2: Partial pad report of "Baud_r.pad"	115
Appendix 3: Partial pad report of "bilbotst.pad"	116
Appendix 4: Hwtst.ucf	117
Appendix 5: Full pad report of "Hwtst.pad"	117
Appendix 6: XS40 Board Version 1.1 Schematic	121