CLOSED STACKS

STUDY OF MATERIAL WASTAGE IN A WAFER MANUFACTURING PLANT

KOK FATT CHIN

DISSERTATION SUBMITTED IN PARTIAL FULFILLMENT FOR THE DEGREE OF MASTER OF TECHNOLOGY (MATERIAL SCIENCE)

> INSTITUTE OF ADVANCED STUDIES UNIVERSITY OF MALAYA KUALA LUMPUR

> > **MARCH 1997**

Perpustakaan Universiti Malaya

HAMSIAH BT. MOHAMAD ZAHARI UDD UNIT HERPOGRAFI PERPUSTAKAAN UTAMA UNIVERSITI MALAYA

DECLARATION

I hereby declare that the work reported in this dissertation is my own unless specified and duly acknowledged by quotation.

(KOK FATT CHIN)

PREFACE

The study of material wastage in a wafer manufacturing plant was done in MEMC Electronic Materials Sdn. Bhd. (MEMC KL), based on the 1995 fourth quarter production data. MEMC worldwide is one of the largest silicon wafer manufacturer and produces Czochralski-grown silicon wafers; sold as polished or with an epitaxial layer in diameter ranges from 100mm to 200mm. The applications use ranges from discrete diodes to complex microprocessors and DRAM memorjes.

At present MEMC KL produces 100mm and 125mm diameter silicon wafers for the semiconductor industry, utilizing the most advanced silicon wafer technology available. In line with the production of polished wafers, some of the material is wasted as silicon wastage which is basically contributed by the removal of materials and the defective wafers in various wafer manufacturing processes. As the silicon wastage contribute a large proportion of the manufacturing cost, they need to be reduced in order to improve yield performance and generate maximum profit.

In this project, the study of silicon wastage is divided into different sections, i.e. the amount of silicon wastage in each category, and the types of defects as well. Besides that, the experimental techniques used for measuring defects is also included. The reduction, recycling and utilization of the silicon wastage is also discussed in this project. However, specific details have not been given and care has been taken to preserve company specific problems and proprietary values. At the same time, most of the references quoted in this work pertain to laboratory manuals and documents produced by semiconductor companies. The author has taken care to compile all such reference materials and study them.

ACKNOWLEDGMENTS

I would first like to express my deepest appreciation to the management of MEMC Electronic Materials Sdn. Bhd. for giving me an opportunity in pursuing the study and research leading to the degree of Master of Technology. My sincerest gratitude to Professor Dr. S.Radhakrishna, Supervisor and Professor D.K. Roy, Co-Supervisor from Institute of Advanced Studies (IPT), University of Malaya, Kuala Lumpur for their full support, guidance and encouragement in the development of this project.

Special thanks to Dr. Krishna Vepa, Manufacturing Technology Department (MTD) Manager of MEMC KL, who is the project advisor for his great coaching and excellent advice which helped me a lot on the research field.

Many people have generously contributed their time and knowledge of quality improvement of this project. I am especially grateful to Ahmad Shuhiamy (Managing Director); Y.C. Yang, M.H. Looi, K.H. Chua, C.L. Law (Maintenance); Zakariah Othman, Shamsul Zawal, Ramlan Khamis (Manufacturing); Michael Hor, Zainal Jalil, C.P.Chun, Mazelan Ismail, Y.H. Lau (MTD); S.H. Cho (Plant Engineering); Manogaran (Human Resources); S.P. Chiew (QA); I.Das (Production Control) and many others for their wonderful assistance and invaluable support. I am in their debt.

Finally, I would like to thank my parents, my brothers and sister for their encouragement and assistance in many ways during this 2 years of my studies.

TABLE OF CONTENTS

De	claration .	••••••	
Pr	eface		ii
Ac	knowledg	ment	iii
1.	INTROD	OUCTION	<u>:1</u>
		uction on Silicon Wastage	
	1.2 Silicon	1 Wafer Technology in MEMC KL	3
	1.2.1	Slicing	
	1.2.2	Edge Profiling	6
	1.2.3	Lapping	
	1.2.4	Etching	
	1.2.5	Annealing	
	1.2.6	Polishing	
	1.2.7	Cleaning and Inspection	
	1.3 Typic	al Defects in Wafer Manufacturing Processes	
	1.3.1	Process induced defects	
		1.3.1.1 Oxidation-induced Stacking Fault	
		1.3.1.2 Saucer pits	
	1.3.2		
		1.3.2.1 Chip	
		1.3.2.2 Saw mark	
		1.3.2.3 Thickness rejects	14
	1.3.3		15
		1.3.3.1 Nick mark	15
		1.3.3.2 Bad gripd	
		1.2.2.2 Direct	

	1.3.4	Lapping defects	15
		1.3.4.1 Lapping scratches	15
		1.3.4.2 Fractures	16
	1.3.5	Etching defects	16
		1.3.5.1 Bad etch	16
		1.3.5.2 Dull center	16
		1.3.5.3 Roller mark	16
		1.3.5.4 White stain	17
	1.3.6	Polishing defects	17
		1.3.6.1 Polishing scratches	17
		1.3.6.2 Dimple	17
		1.3.6.3 Streaks	18
		1.3.6.4 Syton Spots	18
	1.3.7	Light point defects	18
		1.3.7.1 Particles	18
		1.3.7.2 Haze	18
		1.3.7.3 Microscratches	19
	1.3.8	Flatness defects	19
	1.3.9	Metallic Contamination	19
	1.4 Some	Schematics of Various Defects on Silicon Wafers	20
2.	EXPERI	IMENTAL TECHNIQUES	24
		duction	
		surement Techniques by Microscan ADE8100	
	2.2.1	Functional Description on Microscan	
	2.2.2	Microscan System Description	
	2.2.2	2.2.2.1 Prealigner station	
		2.2.2.2 Flatness station	
		2.2.2.3 Resistivity station	
	2.2.3	Thickness/Flatness Station Measurements	
	2.2.3	THICKNESS/TIALICSS STATION MEASUREMENTS	

2.	.3 Measu	rement Techniques by ESTEK CR80	42
	2.3.1	Functional description on ESTEK CR80	
		2.3.1.1 Dark channel theory	
		2.3.1.2 Light channel theory	
	2.3.2	Measurement procedures on particles, scratches and haze	47
		2.3.2.1 Particle measurement	
		2.3.2.2 Scratches measurement	
		2.3.2.3 Haze measurement	
	2.4 Visua	l inspection techniques	51
	2.4.1	Visual inspection in Modifications area	52
	2.4.2	Visual inspection at Polishing area	53
	2.4.3	Visual inspection at the Clean room	54
		TS AND DISCUSSIONS	
	3.1 Introd	duction	55
:	3.2 Analy	sis on MEMC 1995 4th quarter performance	57
	3.2.1	Production summary	57
	3.2.2	Silicon wastage analysis for performance losses and removal losses	59
		3.2.2.1 Performance losses analysis	59
		3.2.2.2 Removal losses analysis	63
	3.2.3		65
		3.2.3.1 Performance losses in Modifications processes	65
		3.2.3.1 Performance losses in Polishing and Clean Room processes	67
	3.3 Meas	surement results from Microscan ADE8100	70
	3.3.1	Measurement results for etched wafers	70
	3.3.2	Measurement results for polished wafers	71
	3.4 Mea	surement results from ESTEK CR80	77
4	RECO	MMENDATIONS AND CONCLUSION	84
7.		oduction	
	7.1 11111		

1

4.2 Reduction on silicon wastage					
4.2.1 The SPC approach	85				
4.2.1.1 Control chart	87				
4.2.2 Process improvement with designed experiments	89				
4.2.2.1 Guidelines for DOE	90				
4.2.3 Contamination free manufacturing	92				
4.2.3.1 Getting to the root cause of contamination	92				
4.2.3.2 Defect reduction in process equipment	92				
4.2.3.3 Contamination sensors for fluid and vacuum applications	93				
4.2.3.4 Analytical techniques for on-line ultra-trace contamination detecti	on93				
4.2.3.5 Wafer surface preparation	93				
4.2.3.6 Wafer environment control	94				
4.2.3.7 Chemical, gas and water purity	94				
4.2.3.8 Ultraclean gas delivery system	94				
4.3 Recycling and utilization of silicon wastage	95				
4.3.1 Rework on off-specifications wafers	95				
4.3.2 Utilization of scrap wafers	98				
4.4 Conclusion	99				
T.T Concuston					
Pafarances	100				