

Analysis Of Foreign Matter Materials Related To The Die Attach Process Of Semiconductor Device Packaging

Tengku Elisa Bustaman



Institute of Postgraduate Studies & Research
University of Malaya
Kuala Lumpur
1999

Analysis Of Foreign Matter Materials Related To The Die Attach Process Of Semiconductor Device Packaging

Tengku Elisa Bustaman

Dissertation submitted in partial fulfillment for the degree of Master of Technology (Material Science)

Institute of Postgraduate Studies & Research
University of Malaya
Kuala Lumpur
1999

DECL	AR	ATI	ON

I hereby declare that the work reported in this dissertation is my own, unless specified					
and duly acknowledged by quotation.					
31st August 1999					
(Tengku Elisa Bustaman)					

PREFACE

The research on the effects of the foreign matter materials present at the die attach process of semiconductor device packaging on the device functionality was done in Motorola (M) Sdn. Bhd., Petaling Jaya. This study was in partial fulfillment of the degree of Master of Technology (Material Science).

In the University of Malaya, I was supervised by Professor S. Radhakrishna from the Institute of Postgraduate Studies and Research and was co-supervised by Dr. Aziz Hassan from the Chemistry Department from 1996 to 1998. When Professor S. Radhakrishna ended his tenure with the university in 1998, Dr. Aziz Hassan took over the supervisory duties with Associate Professor Dr Alias Daud as co-supervisor.

While in Motorola (M) Sdn Bhd, I was advised by Engineering Manager of the Hermetic Department, Ms. LC Tan.

ACKNOWLEDGEMENT

I would like to express my gratitude to Professor S. Radhakrishna, Dr. Aziz and Associate Professor Dr. Alias for their guidance, assistance and unrelenting encouragement for me to complete this dissertation.

Thank you to the staff of the Institute of Postgraduate Studies and Research for their assistance.

Thank you to Motorola (M) Sdn. Bhd. for allowing me to use the facilities and materials for my dissertation. Thank you to Ms. Lois Yong, Process Engineer in the Hermetic Department, who was working together with me on this analysis. Extreme gratitude to the staff of the Failure Analysis Laboratory of Motorola (M) Sdn. Bhd. for providing their assistance and expertise. I am also indebted to the production operators working in the Hermetic Assembly area for assisting in identifying and collecting foreign matter reject units for my evaluation, and also to the test operators and engineers in Final Test Operations area for assisting in functionally testing the rejected units.

ERPUSTAKAAN INSTITUT PENGAJIAN SISWAZAH DAN PENYELIDIKAN UNIVERSITI MALAKA

ABSTRACT

The purpose of this study is to investigate the effects of the presence of foreign matter (FM) that appears during the die attach process of semiconductor device packaging on the functionality of semiconductor devices (devices). This study also covers the investigation on sources of FM, and suggests methods of reducing the presence of FM during the die attach process of devices. Actual in-process rejects were collected to categorize the different types of FM and to quantify the actual impact of the different FM categories on device manufacturing yield. Some of these rejects were sent for electrical testing to determine whether FM adversely affects the end-functionality of a device. This study concluded that the presence of FM did not adversely affect the endfunctionality of a device. Some of the rejects were sent for elemental analysis to determine whether the FM types seen were of conductive material that would produce adverse effects on the end-functionality of a device. Analysis done showed that the FM consists of non-conductive Carbon elements. Simulations were also conducted to determine the sources of FM. FM sources identification allows us to suggest methods of reducing the presence of FM. With the results of this study, the reject criteria for FM in Motorola (M) Sdn. Bhd. had been revised and the preventive action taken has reduced the amount of FM found at the die attach process, thus improving the manufacturing yield of the semiconductor devices.

CONTENTS

Declaration i				
Preface ii				
Acknowledgement iii				
Abstra	act	iv		
1	Introd	luction		
	1.1	The Semiconductor Industry1		
	1.2	The Hermetic Package Assembly Process4		
	1.3	Die Attach Process		
	1.4	Die Attach Materials		
		1.4.1 Direct Materials		
		1.4.2 Indirect Materials		
	1.5	Die Attach Defects		
		1.5.1 Present Defect Levels		
		1.5.2 Present Accepted Criteria		
	1.6	About This Report		
2	Exper	rimental Techniques		
	2.1	Categorization Of FM Defects		
	2.2	FM Mapping		
	2.3	Simulation Of FM Rejects		
	2.4	Material Analysis		
		2.4.1 Elemental Analysis		
		2.4.2 Depth Analysis		

		3.4	Material Analysis	
			3.4.1 Elemental Analysis	
			3.4.2 Depth Analysis	
		3.5	Electrical Analysis	
			3.5.1 Lead-To-Lead electrical measurements	
	4	Funct	tional Testing Results And Discussion74	
		4.1	Functional Testing	
		4.2	Failure And FM Location Correlation76	
		4.3	Reliability Testing77	
			4.3.1 Functional Reliability Testing	
			4.3.2 Failure and FM Location Correlation78	
			4.3.3 PIND Test	
	5	Concl	clusion and Suggestion For Further Work80	
		5.1	Conclusion	
		5.2	FM Reject Criteria Relaxation	
		5.3	Suggestions for Further Work	
References				
Appendix A				
	Appendix B			