

## Development of Object Oriented Components for ATM Network Simulation with Emphasis on Switch Architecture

A Thesis Submission to the Faculty of Computer Science and Information Technology University of Malaya

by

GAN MENG KIAT

In Partial Fulfillment of the Requirement for the Degree of Master of Computer Science (Worth 6/30 credit hours) May 2000



Dimikrofiskan pada	19.11.2001
No. Mikrofis	15090
Jumlah Mikrofis	2
HAMSIAH BT. UNIT PERF UNIV	NOWAMAD ZAHARI REPROGRAFI USTAKAAN UTAMA ERSITI MALAYA

#### ABSTRACT

Asynchronous Transfer Mode (ATM) is considered to be the foundation on which B-ISDN is to be built. It is the new generation of communication protocol that being deployed throughout the telecommunication industry. An important component of this communication networks is the ATM switch whose basic functions are to direct cells from input port to output port and to buffer cell destined to the same output port from different input port. Understanding an ATM switch before building it, is a challenging task as one must consider the design of switching architecture and cell buffering at the same time.

As the switching architecture is important, this project focuses on the development of an object-oriented simulator for simulation and prototyping of ATM switching architecture. It also focuses on the identification of functional requirements of the switch fabric at ATM layer, i.e. develops an improved architecture which considers QoS at the switch fabric, and ensures the correctness and fairness of routing within the switch fabric for ATM applications. As such, the implemented switching architecture is Banyan switching architecture. The design of switching element used in Banyan Switch includes a 2x2 crossbar switch and first-in-first-out buffers at each input controller.

Finally, object-oriented approach is proven to be the most suitable approach for the development of network simulator. Multithreading has been applied to closely simulate the real ATM switch. The results of this project clearly stated that this simulator is platform independent and can be placed into the World Wide Web easily.

## ACKNOWLEDGEMENT

This project has truly been a good experience for me. Along the process it helped me to have a better understanding of networking, ATM and various switching architectures and Java programming. Besides, I had also gone through a lot of problems and hard work. Luckily I had help.

Firstly and foremost, I would like to extend my most sincere gratitude to Mr. Ling Teck Chaw, my project supervisor who has provided me with unlimited support and guidance throughout the development of this project.

Utmost gratitude to Wen Dee, Jeffrey, Hui Min, Shiva, Kasthuri, and Kemalatha for sharing their knowledge and help throughout this project.

Finally, special thanks to my family members for their support.

# TABLE OF CONTENTS

ABSTRACT		.1
TABLE OF COL	NTENTS	11
TICT OF FIGURE	DEC	/1
ABBREVIATIO	NI VI	11
CILA DEED 1.	DITPODUCTION	1
1.1 Introd	uction to Asynchronous Transfer Mode	1
1.1.1 C	Quality of Service	2
1.1.2 A	ATM Service Classes	2
1.2 Introd	uction to ATM Switching	0
1.2.1 A	ATM Switching Function	0
1.2.2 A	ATM Switching Structure	. /
1.3 Introd	uction to Network Simulation	٥.
1.3.1	Advantages and Disadvantages of Simulation	.9
122 7	Crma of Simulation	.9
1.4 Duning	+ Objectives	U
1.5 C1-		ιv
1.6 D	+ Organization	и
1.7 Sumn		1 2
CITA DEED 2.	I ITED A CTURE SURVEY	IJ
2.1 Introd	duction to Various Simulator	13
0.1.1	TOTA	13
0.10	NICT ATM/HEC Natwork Simulator	14
2.1.3	PARSEC	15
214	ODNET	10
215	OMN <sub>I</sub> -T++	10
0.1.6	NT-4C:	13
2 1 7	Delai	19
2.1.0	DEAL Motwork Simulator	20
2.1.0	Comparison	21
2.2 D	ing Annroaches	44
2.2.1	Decadoral Programming	22
2 2 2	Oli+ Oriented Programming :	23
2 2 D	ing I anguage	23
0 4 D		21
0.5 0	-Line Americaches	20
0.61	Classed Momory Approach	20
2.5.2	Chand Medium Approach	. 49
2.5.2	E. II. Interconnected Approach	J.
2.6 Buff		,
2.6.1	I Duffering	ر ر .
2.6.2	Output Puffering	. 22
2.6.3	Casalas Duffering	. 24
264	Central Buffering	.33

2.7 Queuing Models	.33
2.7.1 Single-server Queue	.34
2.7.2 Multiserver Queue	.35
2.7.3 Multiple Single-server queue	36
2.8 Switching Models	37
2.8.1 Banyan Switch	37
2.8.2 Tandem Banyan Switch	40
2.8.3 Knockout Switch	41
2.9 Switching Performance Issues	43
2.10 Summary	46
CHAPTER 3: SIMULATION OVERVIEW	47
3.1 Switch Functions	47
3 1 1 User Plane	47
3.1.2 Control Plane	47
3 1 3 Management Plane	48
3.2 ATM Switch Architecture	48
3.2.1 Input Module	48
3.2.2 Output Module	49
3 2 3 Cell Switch Fabric	49
3.2.4 Connection Admission Control (CAC)	52
3.2.5 Switch Management	52
3.3 ATM Traffic Parameters	53
3.3.1 Peak Cell Rate (PCR)	53
3.3.2 Sustainable Cell Rate (SCR)	53
3.3.3 Maximum Burst Size (MBS)	54
3.3.4 Minimum Cell Rate (MCR)	54
	54
3.4 Switch Architecture: Impact on Traffic Handling	56
3.5.1 ATM Network Topology	56
3.5.2 Banyan 4x4 and Banyan 8x8 Switching	56
51015	57
	58
3.5.4 Switching	59
	61
	61
	63
	63
	66
	67
	73
	73
4.4.1 Switching Within Switching element	74
4.4.2 Fair-Switching	75
4.5 Other Designs	75
4.5.1 ATM Switch Switching Rate Design	13
4.5.2 VPI/VCI Value Assumption	/ 0

4.6 Summary	/0
CHAPTER 5: IMPLEMENTATION AND TESTING	78
	78
	78
	81
5.1.2 Package: switchpackage	01
5.2 Component Testing.	
5.3 Module Testing	90
5.3.1 Switching Testing	91
5.3.2 Cell Rate Testing	93
5.4 System Testing	94
5.5 Summary	94
CHAPTER 6: CONCLUSION	96
REFERENCES	99
ICH EKENCES	
*	
·	

# LIST OF FIGURES

and the contract of the contra	- 3
Figure 1.1: ATM Bit Rate Services	7
Figure 1.2: A Generic ATM Switching Structure	22
Figure 2.1: A Simple Procedural Programming	23
Figure 2.1: A Simple Procedural Programming	28
Figure 2.2: A More Complex Procedular Programmer Figure 2.3: Shared Memory Approach	29
Figure 2.4: Shared Medium Approach.	31
Figure 2.4: Snared Medium Approach. Figure 2.5: Buffering Methods: (a) Input (b) Output (c) Crossbar (d) Central	35
D' 2 C. Cingle conver Queue	36
Figure 2.7: Multiserver Queue	36
Figure 2.8: Multiple Single-server Queue	37
Figure 2.9: 2 X 2 Banyan Network	37
Diagram 2 10, 4 V 4 Banyan Network	37
att 0 V 0 Damen Natwork	39
2 12. Input Ouguing Banyan Network	39
Eigen 2 12. Head of line Blocking in Input Queuing Banyan Network	40
T: 2 14. Output Quaning Ranyan Network	41
Ti 2 15. Tandam Banyan Switch	42
E: 2 16 N V N Switches	43
E: 2 17. Knockout Switch Quening Model	49
T: 2 1. ATM Switching Model	50
E: 2.2. Call Switch Fabric	55
2.2. Letenay per Port	58
2. 4. Einst Come First Serve Buffer	58 59
E: 2 5. Evenple of Simulator for Banyan 4x4	63
Pi 4 1. Panyan 4x4 Switch Architecture	65
Figure 4.2. Panyan 8v8 Switch Architecture	66
TI 42 Class Discream I	67
Ti 4.4. Class Diagram II	
T' 4 5. Deuting Toble	69
Figure 4.6: A Basic Switching Element	73
Figure 5.1: Cells Pumped into Input Buffer	92

## LIST OF TABLES

Table 1.1: ATM Service Classification	- 5
Table 1.1: A I'M Service Classification.	21
Table 2:1: Comparison among Various Simulators	21
Table 3.1: Criteria for Selecting ATM cell for transmission	61
Table 4.1 Class Design	71
Table 5.1: Routing Table for Banyan 4x4 Testing	91
Table 5.2: Routing Table For Banyan 8x8 Testing	93

### ABBREVIATIONS

AAL ATM Adaptation Layer

ATM Asynchronous Transfer Mode
CAC Connection Admission Control

CDV Cell Delay Variation

CER Cell Error Ratio
CLR Cell Loss Rate

CMR Cell Misinsertion Rate
Delsi Delphi Simulation

EFCI Explicit Forward Congestion Indication

FIFO First-in-first-out

GUI Graphical User Interface
HEC Header Error Control

IC Input Controller

IDE Integrated Development Environment

Max CTD Maximum Cell Transfer Delay
MBS Maximum Burst Size

MCR Minimum Cell Rate

MIN Multistage Interconnection Network

NetSim Network Simulator

NIST National Institute of Standards and Technology

NPC Network Parameter Control
OAM Operations and Maintenance

OC Output Controller

OMNeT++ Objective Modular Network Testbed in C++

OOP Object-Oriented Programming

OPNET Optimised Network Engineering Tools

PARSEC Parallel Simulation Environment for Complex

System

PCR Peak Cell Rate

PLASA Piecewise Linear Aggregate Simulation Architecture

QoS Quality of Service
SCR Sustainable Cell Rate

SECBR Severely Errored Cell Block Ration

SF Switch Fabric

TCP/IP Transmission Control Protocol over Internet Protocol

TCT Total Cells Transfered
UPC Usage Parameter Control
VCI Virtual channel identifier

VISTA Configurable Visualization and Simulation Tool for

ATM switches

VPI Virtual Path Identifier