

Development of Object Oriented Components for ATM Network Simulation with Emphasis on Switch Architecture

A Thesis Submission to the
Faculty of Computer Science and Information Technology
University of Malaya

by

GAN MENG KIAT

In Partial Fulfillment of the Requirement
for the Degree of Master of Computer Science
(Worth 6/30 credit hours)
May 2000

Perpustakaan Universiti Malaya



A508765288

Dimikrofilmkan pada 19.11.2001
No. Mikrofis. 15090
Jumlah Mikrofis. 2

HAMSIH BT. MUHAMAD ZAHARI
UPR UNIT REPROGRAFI
PERPUSTAKAAN UTAMA
UNIVERSITI MALAYA

ABSTRACT

Asynchronous Transfer Mode (ATM) is considered to be the foundation on which B-ISDN is to be built. It is the new generation of communication protocol that being deployed throughout the telecommunication industry. An important component of this communication networks is the ATM switch whose basic functions are to direct cells from input port to output port and to buffer cell destined to the same output port from different input port. Understanding an ATM switch before building it, is a challenging task as one must consider the design of switching architecture and cell buffering at the same time.

As the switching architecture is important, this project focuses on the development of an object-oriented simulator for simulation and prototyping of ATM switching architecture. It also focuses on the identification of functional requirements of the switch fabric at ATM layer, i.e. develops an improved architecture which considers QoS at the switch fabric, and ensures the correctness and fairness of routing within the switch fabric for ATM applications. As such, the implemented switching architecture is Banyan switching architecture. The design of switching element used in Banyan Switch includes a 2x2 crossbar switch and first-in-first-out buffers at each input controller.

Finally, object-oriented approach is proven to be the most suitable approach for the development of network simulator. Multithreading has been applied to closely simulate the real ATM switch. The results of this project clearly stated that this simulator is platform independent and can be placed into the World Wide Web easily.

ACKNOWLEDGEMENT

This project has truly been a good experience for me. Along the process it helped me to have a better understanding of networking, ATM and various switching architectures and Java programming. Besides, I had also gone through a lot of problems and hard work. Luckily I had help.

Firstly and foremost, I would like to extend my most sincere gratitude to Mr. Ling Teck Chaw, my project supervisor who has provided me with unlimited support and guidance throughout the development of this project.

Utmost gratitude to Wen Dee, Jeffrey, Hui Min, Shiva, Kasthuri, and Kemalatha for sharing their knowledge and help throughout this project.

Finally, special thanks to my family members for their support.

TABLE OF CONTENTS

<u>ABSTRACT</u>	i
<u>TABLE OF CONTENTS</u>	ii
<u>LIST OF FIGURES</u>	vi
<u>ABBREVIATION</u>	viii
<u>CHAPTER 1: INTRODUCTION</u>	1
1.1 Introduction to Asynchronous Transfer Mode	1
1.1.1 Quality of Service	2
1.1.2 ATM Service Classes	3
1.2 Introduction to ATM Switching	6
1.2.1 ATM Switching Function	6
1.2.2 ATM Switching Structure	7
1.3 Introduction to Network Simulation	8
1.3.1 Advantages and Disadvantages of Simulation	9
1.3.2 Type of Simulation	9
1.4 Project Objectives	10
1.5 Goals	10
1.6 Report Organisation	11
1.7 Summary	12
<u>CHAPTER 2: LITERATURE SURVEY</u>	13
2.1 Introduction to Various Simulator	13
2.1.1 VISTA	13
2.1.2 NIST ATM/HFC Network Simulator	14
2.1.3 PARSEC	15
2.1.4 OPNET	16
2.1.5 OMNeT++	18
2.1.6 NetSim	19
2.1.7 Delsi	19
2.1.8 REAL Network Simulator	20
2.1.9 Comparison	21
2.2 Programming Approaches	22
2.2.1 Procedural Programming	22
2.2.2 Object-Oriented Programming	23
2.3 Programming Language	25
2.4 Programming Tool	27
2.5 Switching Approaches	28
2.5.1 Shared Memory Approach	28
2.5.2 Shared Medium Approach	29
2.5.3 Fully Interconnected Approach	30
2.6 Buffering Methods	30
2.6.1 Input Buffering	31
2.6.2 Output Buffering	32
2.6.3 Crossbar Buffering	32
2.6.4 Central Buffering	33

2.7	Queuing Models.....	33
2.7.1	Single-server Queue.....	34
2.7.2	Multiserver Queue.....	35
2.7.3	Multiple Single-server queue.....	36
2.8	Switching Models.....	37
2.8.1	Banyan Switch.....	37
2.8.2	Tandem Banyan Switch.....	40
2.8.3	Knockout Switch.....	41
2.9	Switching Performance Issues.....	43
2.10	Summary.....	46
CHAPTER 3: SIMULATION OVERVIEW.....		47
3.1	Switch Functions.....	47
3.1.1	User Plane.....	47
3.1.2	Control Plane.....	47
3.1.3	Management Plane.....	48
3.2	ATM Switch Architecture.....	48
3.2.1	Input Module.....	48
3.2.2	Output Module.....	49
3.2.3	Cell Switch Fabric.....	49
3.2.4	Connection Admission Control (CAC).....	52
3.2.5	Switch Management.....	52
3.3	ATM Traffic Parameters.....	53
3.3.1	Peak Cell Rate (PCR).....	53
3.3.2	Sustainable Cell Rate (SCR).....	53
3.3.3	Maximum Burst Size (MBS).....	54
3.3.4	Minimum Cell Rate (MCR).....	54
3.4	Switch Architecture: Impact on Traffic Handling.....	54
3.5	Switching Model.....	56
3.5.1	ATM Network Topology.....	56
3.5.2	Banyan 4x4 and Banyan 8x8 Switching.....	56
3.5.3	Buffering.....	57
3.5.4	Switching.....	58
3.5.5	Cell Selection Decision for Switching.....	59
3.5.6	Multithreading.....	61
3.6	Summary.....	61
CHAPTER 4: DESIGN.....		63
4.1	System Architecture Design.....	63
4.2	Object-Oriented Design.....	66
4.3	Class Design.....	67
4.4	Algorithm Design.....	73
4.4.1	Switching Within Switching element.....	73
4.4.2	Fair-Switching.....	74
4.5	Other Designs.....	75
4.5.1	ATM Switch Switching Rate Design.....	75
4.5.2	VPI/VCI Value Assumption.....	76

4.6	Summary.....	76
<u>CHAPTER 5: IMPLEMENTATION AND TESTING</u>		<u>78</u>
5.1	<u>Implementation</u>	<u>78</u>
5.1.1	Package: simulatorglobal.....	78
5.1.2	Package: switchpackage	81
5.2	Component Testing.....	88
5.3	Module Testing.....	90
5.3.1	Switching Testing.....	91
5.3.2	Cell Rate Testing	93
5.4	System Testing.....	94
5.5	Summary.....	94
<u>CHAPTER 6: CONCLUSION.....</u>		<u>96</u>
<u>REFERENCES</u>		<u>99</u>

LIST OF FIGURES

Figure 1.1: ATM Bit Rate Services.....	5
Figure 1.2: A Generic ATM Switching Structure.....	7
Figure 2.1: A Simple Procedural Programming.....	22
Figure 2.2: A More Complex Procedural Programming.....	23
Figure 2.3: Shared Memory Approach.....	28
Figure 2.4: Shared Medium Approach.....	29
Figure 2.5: Buffering Methods: (a) Input (b) Output (c) Crossbar (d) Central.....	31
Figure 2.6: Single-server Queue.....	35
Figure 2.7: Multiserver Queue.....	36
Figure 2.8: Multiple Single-server Queue.....	36
Figure 2.9: 2 X 2 Banyan Network.....	37
Figure 2.10: 4 X 4 Banyan Network.....	37
Figure 2.11: 8 X 8 Banyan Network.....	37
Figure 2.12: Input Queuing Banyan Network.....	39
Figure 2.13: Head-of-line Blocking in Input Queuing Banyan Network.....	39
Figure 2.14: Output Queuing Banyan Network.....	40
Figure 2.15: Tandem Banyan Switch.....	41
Figure 2.16: N X N Switches.....	42
Figure 2.17: Knockout Switch Queuing Model.....	43
Figure 3.1: ATM Switching Model.....	49
Figure 3.2: Cell Switch Fabric.....	50
Figure 3.3: Latency per Port.....	55
Figure 3.4: First Come First Serve Buffer.....	58
Figure 3.5: Example of Simulator for Banyan 4x4.....	59
Figure 4.1: Banyan 4x4 Switch Architecture.....	63
Figure 4.2: Banyan 8x8 Switch Architecture.....	65
Figure 4.3: Class Diagram I.....	66
Figure 4.4: Class Diagram II.....	67
Figure 4.5: Routing Table.....	69
Figure 4.6: A Basic Switching Element.....	73
Figure 5.1: Cells Pumped into Input Buffer.....	92

LIST OF TABLES

Table 1.1: ATM Service Classification.....	5
Table 2:1: Comparison among Various Simulators.....	21
Table 3.1: Criteria for Selecting ATM cell for transmission.....	61
Table 4.1 Class Design	71
Table 5.1: Routing Table for Banyan 4x4 Testing.....	91
Table 5.2: Routing Table For Banyan 8x8 Testing.....	93

ABBREVIATIONS

AAL	ATM Adaptation Layer
ATM	Asynchronous Transfer Mode
CAC	Connection Admission Control
CDV	Cell Delay Variation
CER	Cell Error Ratio
CLR	Cell Loss Rate
CMR	Cell Misinsertion Rate
Delsi	Delphi Simulation
EFCI	Explicit Forward Congestion Indication
FIFO	First-in-first-out
GUI	Graphical User Interface
HEC	Header Error Control
IC	Input Controller
IDE	Integrated Development Environment
Max CTD	Maximum Cell Transfer Delay
MBS	Maximum Burst Size
MCR	Minimum Cell Rate
MIN	Multistage Interconnection Network
NetSim	Network Simulator
NIST	National Institute of Standards and Technology
NPC	Network Parameter Control
OAM	Operations and Maintenance
OC	Output Controller
OMNeT++	Objective Modular Network Testbed in C++
OOP	Object-Oriented Programming
OPNET	Optimised Network Engineering Tools
PARSEC	Parallel Simulation Environment for Complex System

PCR	Peak Cell Rate
PLASA	Piecewise Linear Aggregate Simulation Architecture
QoS	Quality of Service
SCR	Sustainable Cell Rate
SECBR	Severely Errored Cell Block Ration
SF	Switch Fabric
TCP/IP	Transmission Control Protocol over Internet Protocol
TCT	Total Cells Tranferred
UPC	Usage Parameter Control
VCI	Virtual channel identifier
VISTA	Configurable Visualization and Simulation Tool for ATM switches
VPI	Virtual Path Identifier