

REFERENCES

- [1] Asynchronous Transfer Mode (ATM) Fundamentals Tutorial.
http://www.webproforum.com/atm_fund/topic01.html. Last updated: October 6, 1999. Web ProForums.
- [2] John Chiong. 1997. *Internetworking ATM: for the Internet and Enterprise Networks*. New York, McGraw-Hill. pp. 100-103.
- [3] ATM QoS Classes. http://www.tisl.ukans.edu/EECS/EECS_700_Nets/qos.html. Last updated: June 19, 1995. Network World.
- [4] Stallings, William. 1998. *High Speed Networks: TCP/IP and ATM design Principles*. New Jersey, Prentice-Hall, Inc. pp. 85-88.
- [5] Introduction to ATM switching.
http://www.rad.com/networks/1994/gbiran/atm_swi.htm. Last Updated: 1994. Giora Biran.
- [6] ATM Switching Structures – A Performance Comparison.
<http://www.tts.lth.se/Personal/daniels/papers/nts12.abstract.html>. Daniel SØbirk, Johan M Karlsson.
- [7] Appendix A. Computer Network Simulation.
<http://oak.ece.ul.ie/~dalyf/thesis/aa.htm>. Last updated: October 28, 1997. Fergal.
- [8] Application and Protocol Testing through Network Emulation.
<http://is2.antd.nist.gov/itg/nistnet/slides/index.htm>. Last updated: September 1997. Internetworking Technologies Group NIST.
- [9] Discrete-Event Simulation. <http://may.cs.ucla.edu/slides/meyer-pw98/tsl002.htm>. Last updated: November 16, 1999. UCLA Parallel Computing Laboratory.
- [10] The Source For Java™ Technology. <http://www.java.sun.com>. Last updated: May 12, 2000. Sun Microsystems, Inc.
- [11] VISTA: A Configurable Visualization and Simulation Tool for ATM Switches.
<http://vip.cs.utsa.edu/systems/pubs/nrtthesis/vista.html>. Last updated: 1996. Narayana R. Tummala.
- [12] Nada G., el. 1998. *The NIST ATM/HFC Network Simulator Operation and*

Programming Guide Version 4.0. National Institute of Standards and Technology.

- [13] PARSEC User Manual Release 1.1. <http://pcl.cs.ucla.edu/projects/parsec/manual/>. Last updated: August 1998. UCLA Parallel Computing Laboratory.
 - [14] What is OMNeT++. <http://www.hit.bme.hu/phd/vargaa/omnetpp.htm>. Varga András.
 - [15] OMNeT++. <http://sal.kachinatech.com/Z/0/OMNET++.html>. Kachina Technologies, Inc.
 - [16] What is NetSim. <http://www.maxwell.com/products/geop/netsim/whatis.html>. Last updated: 1990. Keith L. McLaughlin.
 - [17] Delsi. <http://www.softland.rv.ua/delsi.htm>. SoftLand.
 - [18] The REAL Network Simulator. <http://minnie.cs.adfa.edu.au/REAL/index.html>. Last updated: June 1995. Warren Toomey.
 - [19] Object Oriented Basic Concepts and Advantages.
<http://www.mmrg.ecs.soton.ac.uk/publications/archive/melly1995a/html/node3.html>. M. Melly.
 - [20] Java. <http://www.whatis.com>. TechTarget.com.
 - [21] The Java™ Language: An Overview.
<http://java.sun.com/docs/overviews/java/java-overview-1.html>. Last updated: May 12, 2000. Sun Microsystems, Inc.
 - [22] Borland JBuilder. <http://www.borland.com/techpubs/jbuilder/jbuilder3-5/q5/intro.html>. Last updated: April 7, 2000. Borland Inprise.
 - [23] A Survey of ATM Switching Techniques.
ftp://ftp.netlab.ohio-state.edu/pub/jain/courses/cis788-95/atm_switching/index.html. Last Updated: August 21, 1995. Sonia Fahmy.
 - [24] B. Zhou and M. Atiquzzaman. 1995. A Performance Comparison of Buffering Schemes for Multistage Switches. *ICASPP '95, First International Conference on Algorithms And Architectures for Parallel Processing. Brisbane, Australia, April 19-21, 1995*.
 - [25] Hakkyong Kim, Ahmad, A., Changhwan Oh, Kiseon Eim. 1997. Performance
-

- Comparison of High-Speed Input-buffered ATM Switches. *Proceedings of the IEEE ATM Workshop 1997.* pp. 505 –513.
- [26] Kwon. B., Kim. B., Park. J., Yoon. H., Cho. J. 1995. Performance Analysis of Output Buffers in Multistage Interconnection Networks with Multiple Paths. Parallel and Distributed, in, *Proceeding of the Seventh IEEE Symposium.* pp. 260 – 265.
- [27] Peifang Zhou, Yang, O.W.W. 1997. A New Design of Central Queuing ATM Switches. *Global Telecommunications Conference, 1997, IEEE GLOBECOM '97.* Vol 1. pp. 541 –545.
- [28] Stallings, William. 1998. *High Speed Networks: TCP/IP and ATM design Principles.* New Jersey, Prentice-Hall, Inc. pp. 152-157.
- [29] Alimuddin, M., Alnuweiri, H.M., Donaldson, R.W. 1995. The Fat Banyan ATM Switch. 'Bringing Information to People', in, *Proceedings of the Fourteenth Annual Joint Conference of the IEEE Computer and Communications Societies, IEEE INFOCOM '95.* Vol.2. pp. 659-666.
- [30] Aude, J.S., Young, M.T., Bronstein, G. 1998. 1998. A High-performance Switching Element for A Multistage Interconnection Network. *Integrated Circuit Design, 1998. Proceedings. XI Brazilian Symposium.* pp. 154 –157.
- [31] Hosoya, M., Kominami, S. 1997. A 4 X 4 Superconducting Batcher-Banyan Switch. *Applied Superconductivity, IEEE Transactions.* 4 Dec 1997. Vol 7. pp. 3817 –3823.
- [32] Hac, A., Yur. V. 1993. A comparative performance analysis of high-speed switch architectures, in, *Proceeding of the Global Data Networking.* pp. 204-210.
- [33] Y. Yeh, M. G. Hluchyj, A. S. Acampora, 1987. The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching. *IEEE Journal on Selected Areas in Communications, VSAC-5.* No 8. pp. 1274-1283.
- [34] David M. Drury. 1996. ATM Traffic Management and the Impact of ATM Switch Design, *Computer Network and ISDN Systems.* Vol 28, pp. 471-479. 1996.