

TABLE OF CONTENTS

<u>ABSTRACT</u>	i
<u>TABLE OF CONTENTS</u>	ii
<u>LIST OF FIGURES</u>	vi
<u>ABBREVIATION</u>	viii
<u>CHAPTER 1: INTRODUCTION</u>	1
<u>1.1 Introduction to Asynchronous Transfer Mode</u>	1
<u>1.1.1 Quality of Service</u>	2
<u>1.1.2 ATM Service Classes</u>	3
<u>1.2 Introduction to ATM Switching</u>	6
<u>1.2.1 ATM Switching Function</u>	6
<u>1.2.2 ATM Switching Structure</u>	7
<u>1.3 Introduction to Network Simulation</u>	8
<u>1.3.1 Advantages and Disadvantages of Simulation</u>	9
<u>1.3.2 Type of Simulation</u>	9
<u>1.4 Project Objectives</u>	10
<u>1.5 Goals</u>	10
<u>1.6 Report Organisation</u>	11
<u>1.7 Summary</u>	12
<u>CHAPTER 2: LITERATURE SURVEY</u>	13
<u>2.1 Introduction to Various Simulator</u>	13
<u>2.1.1 VISTA</u>	13
<u>2.1.2 NIST ATM/HFC Network Simulator</u>	14
<u>2.1.3 PARSEC</u>	15
<u>2.1.4 OPNET</u>	16
<u>2.1.5 OMNeT++</u>	18
<u>2.1.6 NetSim</u>	19
<u>2.1.7 Delsi</u>	19
<u>2.1.8 REAL Network Simulator</u>	20
<u>2.1.9 Comparison</u>	21
<u>2.2 Programming Approaches</u>	22
<u>2.2.1 Procedural Programming</u>	22
<u>2.2.2 Object-Oriented Programming</u>	23
<u>2.3 Programming Language</u>	25
<u>2.4 Programming Tool</u>	27
<u>2.5 Switching Approaches</u>	28
<u>2.5.1 Shared Memory Approach</u>	28
<u>2.5.2 Shared Medium Approach</u>	29
<u>2.5.3 Fully Interconnected Approach</u>	30
<u>2.6 Buffering Methods</u>	30
<u>2.6.1 Input Buffering</u>	31
<u>2.6.2 Output Buffering</u>	32
<u>2.6.3 Crossbar Buffering</u>	32
<u>2.6.4 Central Buffering</u>	33

<u>2.7</u>	<u>Queuing Models</u>	33
<u>2.7.1</u>	<u>Single-server Queue</u>	34
<u>2.7.2</u>	<u>Multiserver Queue</u>	35
<u>2.7.3</u>	<u>Multiple Single-server queue</u>	36
<u>2.8</u>	<u>Switching Models</u>	37
<u>2.8.1</u>	<u>Banyan Switch</u>	37
<u>2.8.2</u>	<u>Tandem Banyan Switch</u>	40
<u>2.8.3</u>	<u>Knockout Switch</u>	41
<u>2.9</u>	<u>Switching Performance Issues</u>	43
<u>2.10</u>	<u>Summary</u>	46
CHAPTER 3: SIMULATION OVERVIEW		47
<u>3.1</u>	<u>Switch Functions</u>	47
<u>3.1.1</u>	<u>User Plane</u>	47
<u>3.1.2</u>	<u>Control Plane</u>	47
<u>3.1.3</u>	<u>Management Plane</u>	48
<u>3.2</u>	<u>ATM Switch Architecture</u>	48
<u>3.2.1</u>	<u>Input Module</u>	48
<u>3.2.2</u>	<u>Output Module</u>	49
<u>3.2.3</u>	<u>Cell Switch Fabric</u>	49
<u>3.2.4</u>	<u>Connection Admission Control (CAC)</u>	52
<u>3.2.5</u>	<u>Switch Management</u>	52
<u>3.3</u>	<u>ATM Traffic Parameters</u>	53
<u>3.3.1</u>	<u>Peak Cell Rate (PCR)</u>	53
<u>3.3.2</u>	<u>Sustainable Cell Rate (SCR)</u>	53
<u>3.3.3</u>	<u>Maximum Burst Size (MBS)</u>	54
<u>3.3.4</u>	<u>Minimum Cell Rate (MCR)</u>	54
<u>3.4</u>	<u>Switch Architecture: Impact on Traffic Handling</u>	54
<u>3.5</u>	<u>Switching Model</u>	56
<u>3.5.1</u>	<u>ATM Network Topology</u>	56
<u>3.5.2</u>	<u>Banyan 4x4 and Banyan 8x8 Switching</u>	56
<u>3.5.3</u>	<u>Buffering</u>	57
<u>3.5.4</u>	<u>Switching</u>	58
<u>3.5.5</u>	<u>Cell Selection Decision for Switching</u>	59
<u>3.5.6</u>	<u>Multithreading</u>	61
<u>3.6</u>	<u>Summary</u>	61
CHAPTER 4: DESIGN		63
<u>4.1</u>	<u>System Architecture Design</u>	63
<u>4.2</u>	<u>Object-Oriented Design</u>	66
<u>4.3</u>	<u>Class Design</u>	67
<u>4.4</u>	<u>Algorithm Design</u>	73
<u>4.4.1</u>	<u>Switching Within Switching element</u>	73
<u>4.4.2</u>	<u>Fair-Switching</u>	74
<u>4.5</u>	<u>Other Designs</u>	75
<u>4.5.1</u>	<u>ATM Switch Switching Rate Design</u>	75
<u>4.5.2</u>	<u>VPI/VCI Value Assumption</u>	76

<u>4.6</u>	<u>Summary</u>	76
<u>CHAPTER 5:</u>	<u>IMPLEMENTATION AND TESTING</u>	78
<u>5.1</u>	<u>Implementation</u>	78
<u>5.1.1</u>	<u>Package: simulatorglobal</u>	78
<u>5.1.2</u>	<u>Package: switchpackage</u>	81
<u>5.2</u>	<u>Component Testing</u>	88
<u>5.3</u>	<u>Module Testing</u>	90
<u>5.3.1</u>	<u>Switching Testing</u>	91
<u>5.3.2</u>	<u>Cell Rate Testing</u>	93
<u>5.4</u>	<u>System Testing</u>	94
<u>5.5</u>	<u>Summary</u>	94
<u>CHAPTER 6:</u>	<u>CONCLUSION</u>	96
<u>REFERENCES</u>		99

LIST OF FIGURES

Figure 1.1: ATM Bit Rate Services.....	5
Figure 1.2: A Generic ATM Switching Structure.....	7
Figure 2.1: A Simple Procedural Programming.....	22
Figure 2.2: A More Complex Procedural Programming.....	23
Figure 2.3: Shared Memory Approach.....	28
Figure 2.4: Shared Medium Approach.....	29
Figure 2.5: Buffering Methods: (a) Input (b) Output (c) Crossbar (d) Central.....	31
Figure 2.6: Single-server Queue.....	35
Figure 2.7: Multiserver Queue.....	36
Figure 2.8: Multiple Single-server Queue.....	36
Figure 2.9: 2 X 2 Banyan Network.....	37
Figure 2.10: 4 X 4 Banyan Network.....	37
Figure 2.11: 8 X 8 Banyan Network.....	37
Figure 2.12: Input Queuing Banyan Network.....	39
Figure 2.13: Head-of-line Blocking in Input Queuing Banyan Network.....	39
Figure 2.14: Output Queuing Banyan Network.....	40
Figure 2.15: Tandem Banyan Switch.....	41
Figure 2.16: N X N Switches.....	42
Figure 2.17: Knockout Switch Queuing Model.....	43
Figure 3.1: ATM Switching Model.....	49
Figure 3.2: Cell Switch Fabric.....	50
Figure 3.3: Latency per Port.....	55
Figure 3.4: First Come Fist Serve Buffer.....	58
Figure 3.5: Example of Simulator for Banyan 4x4.....	59
Figure 4.1: Banyan 4x4 Switch Architecture.....	63
Figure 4.2: Banyan 8x8 Switch Architecture.....	65
Figure 4.3: Class Diagram I.....	66
Figure 4.4: Class Diagram II.....	67
Figure 4.5: Routing Table.....	69
Figure 4.6: A Basic Switching Element.....	73
Figure 5.1: Cells Pumped into Input Buffer.....	92

LIST OF TABLES

Table 1.1: ATM Service Classification.....	5
Table 2:1: Comparison among Various Simulators.....	21
Table 3.1: Criteria for Selecting ATM cell for transmission.....	61
Table 4.1 Class Design	71
Table 5.1: Routing Table for Banyan 4x4 Testing.....	91
Table 5.2: Routing Table For Banyan 8x8 Testing.....	93

ABBREVIATIONS

AAL	ATM Adaptation Layer
ATM	Asynchronous Transfer Mode
CAC	Connection Admission Control
CDV	Cell Delay Variation
CER	Cell Error Ratio
CLR	Cell Loss Rate
CMR	Cell Misinsertion Rate
Delsi	Delphi Simulation
EFCI	Explicit Forward Congestion Indication
FIFO	First-in-first-out
GUI	Graphical User Interface
HEC	Header Error Control
IC	Input Controller
IDE	Integrated Development Environment
Max CTD	Maximum Cell Transfer Delay
MBS	Maximum Burst Size
MCR	Minimum Cell Rate
MIN	Multistage Interconnection Network
NetSim	Network Simulator
NIST	National Institute of Standards and Technology
NPC	Network Parameter Control
OAM	Operations and Maintenance
OC	Output Controller
OMNeT++	Objective Modular Network Testbed in C++
OOP	Object-Oriented Programming
OPNET	Optimised Network Engineering Tools
PARSEC	Parallel Simulation Environment for Complex System

PCR	Peak Cell Rate
PLASA	Piecewise Linear Aggregate Simulation Architecture
QoS	Quality of Service
SCR	Sustainable Cell Rate
SECBR	Severely Errored Cell Block Ration
SF	Switch Fabric
TCP/IP	Transmission Control Protocol over Internet Protocol
TCT	Total Cells Tranferred
UPC	Usage Parameter Control
VCI	Virtual channel identifier
VISTA	Configurable Visualization and Simulation Tool for ATM switches
VPI	Virtual Path Identifier