

Table of Contents

Chapter	Page
Abstract.....	9
Ikhtisar.....	10
Chapter 1 Introduction, Objectives and Planing.....	11
1-1 Overview and Alternative.....	12
1-2 Planning & Presentation.....	13
Chapter 2 Biological & Artificial Neural Networks, The Physical Approach Development.....	15
2-1 Biological Neural Networks.....	16
2-1-1 The Structure of the Neuron.....	16
2-1-2 The Inter-Neuronal Communication Mechanism.....	17
2-1-3 The Synapses.....	20
2-2 Physics and Artificial Neural Networks.....	23
2-2-1 Historical Evolution.....	23
2-2-2 Statistical Mechanics Analysis Tool.....	24
2-2-3 Introduction of Statistical Mechanics into Artificial Neural Networks.....	25
2-3 Artificial Neural Networks.....	38
2-3-1 Artificial Neural Networks Development.....	38
2-4 Bidirectional Associative Memory.....	45
2-4-1 BAM Definition.....	45
2-4-2 Comparison Between BAM and Hopfield Model.....	48
2-4-3 Other Models of the BAM.....	49
Chapter 3 Very Large Scale Integration Implementations of Artificial Neural Networks.....	50
3-1 Introduction.....	51
3-2 ANN in the Context of Computing Generation.....	51
3-3 Artificial Neural Networks VLSI Design.....	52
3-4 VLSI Advantages.....	53
3-5 Single-Chip Integration.....	55
3-5-1 Analogue Design Implementations.....	57
3-5-2 Digital Design Implementation.....	60
Chapter 4 The Concept of Parallel Learning Processing Neuron.....	71
4-1 PLP Definition and Psychological Argument.....	72
4-2 PLP Biological Arguments.....	73
4-3 PLP Training Argument.....	75
4-4 PLP Hardware Arguments.....	75
4-5 Similar Concept to the PLP Strategy.....	76

Chapter 5 PCB Implementation of PLPN-Based	
Bidirectional Associative Memory	79
5-1 Implementation Description	80
5-2 EEDIII CAD Designing Methodology	81
5-3 PLP-Based Neuron Compositional Structure	81
5-4 The System Synchronisation.....	83
5-4-1 Symbols Definition.....	84
5-4-2 Clocks Synchronisation	84
5-5 Timing of the Increased Stored Images	87
5-6 Circuit Expansion Hardware Cost.....	87
5-6-1 X Layer Sub-Circuit.....	88
5-6-2 Y Layer Sub-Circuit.....	89
5-6-3 Synaptic Strength Sub-circuit.....	90
5-7 Components Consideration.....	90
5-8 The Circuit Estimated Coast Diagrams.....	91
5-9 Conclusion	91
Chapter 6 VHDL Implementation of the PLPN-Based	
Bidirectional Associative Memory	98
6-1 V _{HSIC} HDL Hardware Description Language.....	99
6-1-1 Definition	99
6-1-2 VHDL Standardisation History	100
6-1-3 VHDL Capabilities	101
6-1-4 Hardware Abstraction.....	104
6-2 VHDL Implementation of the Parallel Learning-Processing Neuron	106
6-2-1 Introduction.....	106
6-2-2 Network Source Code.....	106
6-2-3 Functionally Partitioning Model Graph	110
6-2-4 The Control Unit.....	112
6-2-5 Serial and Parallel Processing Versions.....	113
Chapter 7 The Implementation Expandability & Interfacing Techniques	119
7-1 Network Implementation Enhancement Using	
Expandable Systolic-like Architecture	120
7-1-1 Introduction.....	120
7-1-2 Expandability of the BAM Units	120
7-1-3 VHDL Implementation of the Systolic-Like Architecture	124
7-2 Network Implementation Enhancement Using Spurious State Detection.....	127
7-2-1 Introduction.....	127
7-2-2 Error-Correcting Coding Theory.....	128
7-2-3 The Encoder Implementation and its BAM Injection	131
7-2-4 Encoding Comparing Technique Simulation Results.....	134
Chapter 8 Bus Architecture Implementation of the Hopfield Networks	142
8-1 Implementation Description	143
8-2 Implementation VHDL Description.....	144
8-2-1 Neuron unit.....	144
8-2-2 Arbiter Unit.....	146
8-2-3 Top-Hierarchical Level	147
8-3 Conclusion	148

Chapter 9 General Conclusion & Perspectives 150
9-1 General Conclusion 151
9-2 Perspectives 151
9-3 Open problems 152
Appendix A: BAM Stability Convergence Proofs..... 153
Appendix B: VHDL X-Layer PLP-Neuron Description of BAM (24-32). 157
Appendix C: VHDL PLP-Neuron-based BAM (24-32) Description. 161
Appendix D: VHDL Systolic-like BAM (24-32) Expansion Description. 165
Appendix E: VHDL Description of the ECT Injection in BAM (24-32) 173
Appendix F: VHDL Description of the Hopfield net Bus-based Architecture..... 182
References 191

List of Figures

Chapter	Page
Chapter 2 Biological & Artificial Neural Networks, The Physical Approach Development	
Figure (1). Structure of a typical neuron (schematic).....	17
Figure (2). The mechanism of the propagation of the excitation wave.	19
Figure (3). Synaptic-junctions Transmission Mechanism of the Neuron Excitation Wave.....	21
Figure (4). The simplest form, of the perceptron architecture.....	41
Figure (5). The Little analogy between the spins system and the digital system.....	42
Figure (6). A feed-forward network with one internal "hidden" layer of neurons	44
Figure (7). Representative Diagram of Heteroassociative Memory Dynamics	46
Figure (8). Phase diagram of the Hopfield model and Errors percentage in the retrieval phase..	34
Figure (9). The critical storage ratio, α_c , as a function of the stability κ	37
Chapter 3 Very Large Scale Integration Implementations of Artificial Neural Networks	
Figure (1). Synapse updating speedup of some commercial neuro-chips.....	53
Figure (2). Specific neural chips with programmable or fixed weights.....	55
Figure (3). Basic configuration of systolic arrays	61
Figure (4). Toroidal architecture to emulate four fully interconnected neurons.....	63
Figure (5). The toroidal architecture emulating three layer feed forward NN.....	64
Figure (6). Schematic of single PDN neuron.....	66
Figure (7). Architecture Schematic of the PDN network model.	67
Figure (8). Chip power dissipation versus CMOS process technology.	67
Figure (9). Primitive LCR Operating Diagram.....	68
Figure (10). Circuit schematic of the synapse units.	69
Figure (11). Reduction ratio of the chip power dissipation by the LCR architecture.....	70
Chapter 4 The Concept of Parallel Learning Processing Neuron	
Figure (1). Matching filter memory architecture.....	78
Chapter 5 PCB Implementation of PLPN-Based Bidirectional Associative Memory	
Figure (1). The Accumulator Architecture.....	82
Figure (2). The diagram of the generated clock signal in the EEDIII simulator.	85
Figure (3). Estimated-Cost Diagram of the AND gates.....	92
Figure (4). Estimated-Cost Diagram of the XOR gates.....	92
Figure (5). Estimated-Cost Diagram of Two-bit Binary Adder gates	93
Figure (6). Estimated-Cost Diagram of the Accumulator gates	93
Figure (7). EED3 Schematic of the BAM 's PLPN-based Circuit	94
Figure (8). PCB implementation of the PLPN-based BAM Using EED3	95
Figure (9). EED3 Simulation of the BAM 's PCB Implementation.....	96
Chapter 6 VHDL Implementation of the PLPN-Based Bidirectional Associative Memory	
Figure (1). The hardware device and the corresponding software model.....	105
Figure (2). VHDL view of a hardware device that has multiple devices models.	105
Figure (3). Representation of the interface ports signals of a single PLP Neuron.....	108

Figure (4). Process Model Graph: Functionally Partitioned Model of the Neuron architecture.....	111
Figure (5). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM circuit in the time interval [0 ns, 500 ns].....	115
Figure (6). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM circuit in the time interval [500 ns, 1000 ns].....	116
Figure (7). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM circuit in the time interval [1500 ns, 2000 ns].....	117
Figure (8). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM circuit in the time interval [2000 ns, 2500 ns].....	118

Chapter 7 The Implementation Expandability & Interfacing Techniques

Figure (1). The expandable architecture of the PLPN based BAM.....	121
Figure (2). Four PLPN-based BAM Units Implemented by the Systolic-like Architecture.....	123
Figure (4). The Sample Text Characters Systolic Movement (Pattern-Matching Problem).....	124
Figure (5). The Memory Basic Unit Schematic.....	125
Figure (6). Memory Register Composed of Eight Basic Units.....	126
Figure (7). Schematic representing of the encoding-decoding technique mapping.....	129
Figure (8). Representation of the implementation of the cyclic encoder.....	132
Figure (9). General description of the implemented cyclic encoder.....	132
Figure (10). VHDL schematic description of the implemented cyclic encoder.....	133
Figure (11). The injection strategy of the encoder into the BAM circuit.....	134
Figure (12). VHDL simulation Diagram of the Cyclic Encoder C (51,56) injected in BAM circuit (24 Neurons/ 32 Neurons) in the time interval [0 ns, 1200 ns].....	136
Figure (13). VHDL simulation Diagram of the Cyclic Encoder C(51,56) injected in BAM circuit (24 Neurons/ 32 Neurons) in the time interval [7200 ns, 8400 ns].....	137
Figure (14). (EC) Technique Success rate measurement (4 stored memories).....	138
Figure (15). (EC) Technique failure rate measuring the success rate (4 stored memories).....	138
Figure (16). (EC) Technique Success rate measurement (15 stored memories).....	139
Figure (17). (EC) Technique failure rate measuring the success rate (15 stored memories).....	139
Figure (18). (EC) Technique Success rate measurement (20 stored memories).....	140
Figure (19). (EC) Technique failure rate measuring the success rate (20 stored memories).....	140
Figure (20). (EC) Technique Success rate measurement (24 stored memories).....	141
Figure (21). (EC) Technique failure rate measuring the success rate (24 stored memories).....	141

Chapter 8 Bus Architecture Implementation of the Hopfield Networks

Figure (1). General description of the bus based architecture.....	144
Figure (2). Input and Output Ports of a Neuron Unit.....	145
Figure (3). Functional Diagram of the Neuron Unit of the Bus-based Architecture.....	146
Figure (4). Input and Output Ports of the Arbiter Unit of the Bus-based Architecture.....	147
Figure (5). Functional Diagram of the Arbiter Unit Processing.....	148
Figure (6). VHDL Simulation Diagram of the Bus Architecture Implementation.....	149