Table of Contents

Chapter	Page
Abstract	9
Ikhtisar	10
Chapter 1 Introduction, Objectives and Planing	
1-1 Overview and Alternative	12
1-2 Planning & Presentation	13
Chapter 2 Biological & Artificial Neural Networks,	
	.,
The Physical Approach Development	
2-1 Biological Neural Networks	
2-1-1 The Structure of the Neuron	16
2-1-2 The Inter-Neuronal Communication Mechanism	
2-1-3 The Synapses	
2-2 Physics and Artificial Neural Networks	
2-2-1 Historical Evolution	23
2-2-3 Introduction of Statistical Mechanics into Artificial Neural Networks	24
2-3 Artificial Neural Networks	
2-3-1 Artificial Neural Networks Development	
2-4 Bidirectional Associative Memory	
2-4-1 BAM Definition	
2-4-2 Comparison Between BAM and Hopfield Model	43
2-4-3 Other Models of the BAM	
Chapter 3 Very Large Scale Integration Implementations	
of Artificial Neural Networks	
3-1 Introduction	
3-2 ANN in the Context of Computing Generation	51
3-3 Artificial Neural Networks VLSI Design	52
3-4 VLSI Advantages	
3-5 Single-Chip Integration	
3-5-1 Analogue Design Implementations	57
3-5-2 Digital Design Implementation	60
Chapter 4 The Concept of Parallel Learning Processing Neuron	
4-1 PLP Definition and Psychological Argument	72
4-2 PLP Biological Arguments	73
4-3 PLP Training Argument	75
4-4 PLP Hardware Arguments	75
4-5 Similar Concent to the PLP Strategy	

Chapter 5 PCB Implementation of PLPN-Based	
Bidirectional Associative Memory	79
5-1 Implementation Description	
5-2 EEDIII CAD Designing Methodology	81
5-3 PLP-Based Neuron Compositional Structure	81
5-4 The System Synchronisation.	
5-4-1 Symbols Definition	83
5-4-2 Clocks Synchronisation	
5-5 Timing of the Increased Stored Images	
5-6 Circuit Expansion Hardware Cost	
5-6-1 X Layer Sub-Circuit	8/
5-6-2 Y Layer Sub-Circuit.	
5-6-3 Synaptic Strength Sub-circuit.	
5-7 Components Consideration.	
5-8 The Circuit Estimated Coast Diagrams	
5-9 Conclusion	
5-9 Conclusion	91
Chanter (WIDI I and a section of the DI DN Day I	
Chapter 6 VHDL Implementation of the PLPN-Based	
Bidirectional Associative Memory	
6-1 V _{HSIC} HDL Hardware Description Language	99
6-1-1 Definition	99
6-1-2 VHDL Standardisation History	
6-1-3 VHDL Capabilities	
6-2 VHDL Implementation of the Parallel Learning-Processing Neuron	104
6-2-1 Introduction	106
6-2-2 Network Source Code	106
6-2-3 Functionally Partitioning Model Graph	100
6-2-4 The Control Unit	112
6-2-5 Serial and Parallel Processing Versions	113
Chapter 7 The Implementation Expandability & Interfacing Techniques	119
7-1 Network Implementation Enhancement Using	
Expandable Systolic-like Architecture	120
7-1-1 Introduction	120
7-1-2 Expandability of the BAM Units	120
7-1-3 VHDL Implementation of the Systolic-Like Architecture	
7-2 Network Implementation Enhancement Using Spurious State Detection	ı 127
7-2-1 Introduction	127
7-2-3 The Encoder Implementation and its BAM Injection	128
7-2-4 Encoding Comparing Technique Simulation Results	134
6 -	
Chapter 8 Bus Architecture Implementation of the Hopfield Networks	142
8-1 Implementation Description	
8-2 Implementation VHDL Description	144
8-2-1 Neuron unit	144
8-2-2 Arbiter Unit	144
8-2-3 Top-Hierarchical Level	147

Chapter 9 General Conclusion & Perspectives	150
9-1 General Conclusion	
9-2 Perspectives	151
9-3 Open problems	
Appendix A: BAM Stability Convergence Proofs	153
Appendix B: VHDL X-Layer PLP-Neuron Description of BAM (24-32)	157
Appendix C: VHDL PLP-Neuron-based BAM (24-32) Description	161
Appendix D: VHDL Systolic-like BAM (24-32) Expansion Description	165
Appendix E: VHDL Description of the ECT Injection in BAM (24-32)	173
Appendix F: VHDL Description of the Hopfield net Bus-based Architecture	182
References	191

List of Figures

Chapter	Pag
Chapter 2 Biological & Artificial Neural Networks,	
The Physical Approach Development	
Figure (1). Structure of a typical neuron (schematic)	11
Figure (2). The mechanism of the propagation of the excitation wave.	
Figure (3). Synaptic-junctions Transmission Mechanism of the Neuron Excitation Wave	
Figure (4). The simplest form, of the perceptron architecture.	
Figure (5). The Little analogy between the spins system and the digital system	
Figure (6). A feed-forward network with one internal "hidden" layer of neurons	
Figure (7). Representative Diagram of Heteroassociative Memory Dynamics	
Figure (8). Phase diagram of the Hopfield model and Errors percentage in the retrieval phase	
Figure (9). The critical storage ratio, α_c , as a function of the stability κ_c	
Chapter 3 Very Large Scale Integration	
Implementations of Artificial Neural Networks	
Figure (1). Synapse updating speedup of some commercial neuro-chips	
Figure (2). Specific neural chips with programmable or fixed weights	
Figure (3). Basic configuration of systolic arrays	
Figure (4). Toroidal architecture to emulate four fully interconnected neurons	
Figure (5). The toroidal architecture emulating three layer feed forward NN	
Figure (6). Schematic of single PDN neuron	
Figure (7). Architecture Schematic of the PDN network model.	
Figure (8). Chip power dissipation versus CMOS process technology	
Figure (9). Primitive LCR Operating Diagram	68
Figure (10). Circuit schematic of the synapse units.	69
Figure (11). Reduction ratio of the chip power dissipation by the LCR architecture	70
Chapter 4 The Concept of Parallel Learning Processing Neuron	
Figure (1). Matching filter memory architecture	78
Chapter 5 PCB Implementation of PLPN-Based	
Bidirectional Associative Memory	
Figure (1). The Accumulator Architecture.	82
Figure (2). The diagram of the generated clock signal in the EEDIII simulator.	85
Figure (3). Estimated-Cost Diagram of the AND gates	
Figure (4). Estimated-Cost Diagram of the XOR gates	
Figure (5). Estimated-Cost Diagram of Two-bit Binary Adder gates	93
Figure (6). Estimated-Cost Diagram of the Accumulator gates	93
Figure (7). EED3 Schematic of the BAM 's PLPN-based Circuit	94
Figure (8). PCB implementation of the PLPN-based BAM Using EED3	
Figure (9). EED3 Simulation of the BAM 's PCB Implementation	96
Chapter 6 VHDL Implementation of the PLPN-Based	
Bidirectional Associative Memory	
Figure (1). The hardware device and the corresponding software model	105
Figure (2). VHDL view of a hardware device that has multiple devices models.	105
Figure (2) Proposed the interference of the in	

Figure (4). Process Model Graph: Functionally Partitioned Model of the Neuron architecture111
Figure (5). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM
circuit in the time interval [0 ns, 500 ns]
Figure (6). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM
circuit in the time interval [500 ns, 1000 ns]
Figure (7). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM
circuit in the time interval [1500 ns, 2000 ns]
Figure (8). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM
circuit in the time interval [2000 ns, 2500 ns]
Chapter 7 The Implementation Expandability & Interfacing Techniques
Figure (1). The expandable architecture of the PLPN based BAM
Figure (2). Four PLPN-based BAM Units Implemented by the Systolic-like Architecture
Figure (4). The Sample Text Characters Systolic Movement (Pattern-Matching Problem)
Figure (5). The Memory Basic Unit Schematic
Figure (6). Memory Register Composed of Eight Basic Units
Figure (7). Schematic representing of the encoding-decoding technique mapping
Figure (8). Representation of the implementation of the cyclic encoder
Figure (9). General description of the implemented cyclic encoder
Figure (10). VHDL schematic description of the implemented cyclic encoder
Figure (11). The injection strategy of the encoder into the BAM circuit
Figure (12), VHDL simulation Diagram of the Cyclic Encoder C (51,56) injected in BAM
circuit (24 Neurons/ 32 Neurons) in the time interval [0 ns, 1200 ns]
Figure (13). VHDL simulation Diagram of the Cyclic Encoder C(51.56) injected in BAM
circuit (24 Neurons/ 32 Neurons) in the time interval [7200 ns, 8400 ns]
Figure (14). (EC) Technique Success rate measurement (4 stored memories)
Figure (15). (EC) Technique failure rate measuring the success rate (4 stored memories)
Figure (16), (EC) Technique Success rate measurement (15 stored memories)
Figure (17), (EC) Technique failure rate measuring the success rate (15 stored memories)
Figure (18) (EC) Technique Success rate measurement (20 stored memories)
Figure (19). (EC) Technique failure rate measuring the success rate (20 stored memories)140
Figure (20), (EC) Technique Success rate measurement (24 stored memories)
Figure (21), (EC) Technique failure rate measuring the success rate (24 stored memories)
Chapter 8 Bus Architecture Implementation of the Hopfield Networks
Figure (1). General description of the bus based architecture
Figure (2). Input and Output Ports of a Neuron Unit
Figure (3). Functional Diagram of the Neuron Unit of the Bus-based Architecture
Figure (4). Input and Output Ports of the Arbiter Unit of the Bus-based Architecture
Figure (5). Functional Diagram of the Arbiter Unit Processing.
Figure (6). VHDL Simulation Diagram of the Bus Architecture Implementation
17/