ACG - 7936

## Digital Implementation of Artificial Neural

#### Networks

Ву

Saffih Faycal \*\*

Submitted to the Physics Department, Faculty of Science for the Degree of:

Master of Science in Physics

University of Malaya,

1998

Perpustakaan Universiti Malaya

Dimitrofistan pada 30 - 12 - 1999
No. Mikrofis 3
Jamlah Mikrofis 3
HAMSIAH BT. MDHAMAD ZAHARI
LIPE UNIT PEPROGRAFI
DE PROGRAFIA DI TAMA

RSITI MALAYA

<sup>\*\*</sup> E-mail. faycal@fsktm.um.edu.my. Web site address: http://members.tripod.com/~Saffih/faysal.html

### **Table of Contents**

Chapter	Page
Abstract	
Ikhtisar	
Chapter 1 Introduction, Objectives and Planing	
1-1 Overview and Alternative	
1-2 Planning & Presentation	13
Chapter 2 Biological & Artificial Neural Networks,	
The Physical Approach Development	14
2-1 Biological Neural Networks	
2-1-1 The Structure of the Neuron	
2-1-2 The Inter-Neuronal Communication Mechanism	17
2-1-3 The Synapses	
2-2 Physics and Artificial Neural Networks	
2-2-1 Historical Evolution	
2-2-2 Statistical Mechanics Analysis Tool	24
2-2-3 Introduction of Statistical Mechanics into Artificial Neural Networks	25
2-3 Artificial Neural Networks	
2-3-1 Artificial Neural Networks Development	
2-4 Bidirectional Associative Memory	
2-4-1 BAM Definition	
2-4-2 Comparison Between BAM and Hopfield Model	48
2-4-3 Other Models of the BAM	
Chapter 3 Very Large Scale Integration Implementations	
of Artificial Neural Networks	50
3-1 Introduction	
3-2 ANN in the Context of Computing Generation	51
3-3 Artificial Neural Networks VLSI Design	
3-4 VLSI Advantages	
3-5 Single-Chip Integration	55
3-5-1 Analogue Design Implementations	57
3-5-2 Digital Design Implementation	60
Chapter 4 The Concept of Parallel Learning Processing Neuron	71
4-1 PLP Definition and Psychological Argument	77
4-2 PLP Biological Arguments	
4-3 PLP Training Argument	
4-4 PLP Hardware Arguments	
4-5 Similar Concept to the PLP Strategy	76

Chapter 5 PCB Implementation of PLPN-Based	
Bidirectional Associative Memory	79
5-1 Implementation Description	80
5-2 EEDIII CAD Designing Methodology	81
5-3 PLP-Based Neuron Compositional Structure	81
5-4 The System Synchronisation	92
5-4-1 Symbols Definition	
5-4-2 Clocks Synchronisation	
5-5 Timing of the Increased Stored Images	
5-6 Circuit Expansion Hardware Cost	07
5-6-1 X Layer Sub-Circuit	
5-6-2 Y Layer Sub-Circuit	
5-6-3 Synaptic Strength Sub-circuit.	
5-7 Components Consideration	
5-8 The Circuit Estimated Coast Diagrams	
5-9 Conclusion	
5-9 Conclusion	91
Chanter ( WIDI Involved the DI DV Day 1	
Chapter 6 VHDL Implementation of the PLPN-Based	
Bidirectional Associative Memory	
6-1 V <sub>HSIC</sub> HDL Hardware Description Language	99
6-1-1 Definition	99
6-1-2 VHDL Standardisation History	
6-1-3 VHDL Capabilities	
6-1-4 Hardware Abstraction	104
6-2-1 Introduction	106
6-2-2 Network Source Code	106
6-2-3 Functionally Partitioning Model Graph	100
6-2-4 The Control Unit	110
6-2-5 Serial and Parallel Processing Versions	113
Chapter 7 The Implementation Expandability & Interfacing Techniques	119
7-1 Network Implementation Enhancement Using	
Expandable Systolic-like Architecture	120
7-1-1 Introduction	120
7-1-2 Expandability of the BAM Units	120
7-1-3 VHDL Implementation of the Systolic-Like Architecture	
7-2 Network Implementation Enhancement Using Spurious State Detection	127
7-2-1 Introduction	127
7-2-2 Error-Correcting Coding Theory	128
7-2-3 The Encoder Implementation and its BAM Injection	131
7-2-4 Encoding Comparing Technique Simulation Results	134
Chapter 8 Bus Architecture Implementation of the Hopfield Networks	142
8-1 Implementation Description	
8-2 Implementation VHDL Description	143
8-2-1 Neuron unit	144
8-2-2 Arbiter Unit	144
8-2-3 Top-Hierarchical Level	146
2.0	14/

Chapter 9 General Conclusion & Perspectives	150
9-1 General Conclusion	
9-2 Perspectives	151
9-3 Open problems	
Appendix A: BAM Stability Convergence Proofs	153
Appendix B: VHDL X-Layer PLP-Neuron Description of BAM (24-32)	157
Appendix C: VHDL PLP-Neuron-based BAM (24-32) Description	161
Appendix D: VHDL Systolic-like BAM (24-32) Expansion Description	165
Appendix E: VHDL Description of the ECT Injection in BAM (24-32)	173
Appendix F: VHDL Description of the Hopfield net Bus-based Architecture	182
References	191

# **List of Figures**

Chapter	Page
Chapter 2 Biological & Artificial Neural Networks,	
The Physical Approach Development	
Figure (1). Structure of a typical neuron (schematic)	12
Figure (2). The mechanism of the propagation of the excitation wave.	
Figure (3). Synaptic-junctions Transmission Mechanism of the Neuron Excitation Wave	
Figure (4). The simplest form, of the perceptron architecture.	
Figure (5). The Little analogy between the spins system and the digital system	
Figure (6). A feed-forward network with one internal "hidden" layer of neurons	
Figure (7). Representative Diagram of Heteroassociative Memory Dynamics	
Figure (8). Phase diagram of the Hopfield model and Errors percentage in the retrieval phase	
Figure (9). The critical storage ratio, $\alpha_c$ , as a function of the stability $\kappa$	37
Chapter 3 Very Large Scale Integration	
Implementations of Artificial Neural Networks	
Figure (1). Synapse updating speedup of some commercial neuro-chips	-
Figure (1). Synapse updating speedup of some commercial neuro-chips	
Figure (2). Specific neural crips with programmable of fixed weights.	52
Figure (4). Toroidal architecture to emulate four fully interconnected neurons.	
Figure (4). To foldal architecture to emulating three layer feed forward NN	
Figure (6). Schematic of single PDN neuron	
Figure (7). Architecture Schematic of the PDN network model.	
Figure (8). Chip power dissipation versus CMOS process technology.	
Figure (9). Primitive LCR Operating Diagram	
Figure (10). Circuit schematic of the synapse units.	
Figure (11). Reduction ratio of the chip power dissipation by the LCR architecture.	
Chapter 4 The Concept of Parallel Learning Processing Neuron	
Figure (1). Matching filter memory architecture	78
Chapter 5 PCB Implementation of PLPN-Based	
Bidirectional Associative Memory	
Figure (1). The Accumulator Architecture.	62
Figure (2). The diagram of the generated clock signal in the EEDIII simulator.	
Figure (3). Estimated-Cost Diagram of the AND gates	
Figure (4). Estimated-Cost Diagram of the XOR gates	
Figure (5). Estimated-Cost Diagram of Two-bit Binary Adder gates	
Figure (6). Estimated-Cost Diagram of the Accumulator gates	93
Figure (7). EED3 Schematic of the BAM 's PLPN-based Circuit	
Figure (8). PCB implementation of the PLPN-based BAM Using EED3	
Figure (9). EED3 Simulation of the BAM 's PCB Implementation	96
Chapter 6 VHDL Implementation of the PLPN-Based	
Bidirectional Associative Memory	
Figure (1). The hardware device and the corresponding software model	
Figure (2). VHDL view of a hardware device that has multiple devices models.	105
Figure (3). Representation of the interface ports signals of a single PLP Neuron	108

rigure (4). Process Model Graph: Functionally Partitioned Model of the Neuron architecture	1
Figure (5). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM	
circuit in the time interval [0 ns, 500 ns]11	5
Figure (6). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM	
circuit in the time interval [500 ns, 1000 ns]	6
Figure (7). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM	
circuit in the time interval [1500 ns, 2000 ns]	7
Figure (8). VHDL Simulation Diagram of the Parallel version of the Digital PLP-based BAM	
circuit in the time interval [2000 ns, 2500 ns]	8
Chapter 7 The Implementation Expandability & Interfacing Techniques	
Figure (1). The expandable architecture of the PLPN based BAM	1 .
Figure (2). Four PLPN-based BAM Units Implemented by the Systolic-like Architecture12:	
Figure (4). The Sample Text Characters Systolic Movement (Pattern-Matching Problem)12	4
Figure (5). The Memory Basic Unit Schematic	
Figure (6). Memory Register Composed of Eight Basic Units	6
Figure (7). Schematic representing of the encoding-decoding technique mapping	9
Figure (8). Representation of the implementation of the cyclic encoder	2
Figure (9). General description of the implemented cyclic encoder	
Figure (10). VHDL schematic description of the implemented cyclic encoder	3.
Figure (11). The injection strategy of the encoder into the BAM circuit	4
Figure (12). VHDL simulation Diagram of the Cyclic Encoder C (51,56) injected in BAM	
circuit (24 Neurons/ 32 Neurons) in the time interval [0 ns, 1200 ns]	5
Figure (13). VHDL simulation Diagram of the Cyclic Encoder C(51,56) injected in BAM	
circuit (24 Neurons/ 32 Neurons) in the time interval [7200 ns, 8400 ns]	
Figure (14). (EC) Technique Success rate measurement (4 stored memories)	
Figure (15). (EC) Technique failure rate measuring the success rate (4 stored memories)	
Figure (16). (EC) Technique Success rate measurement (15 stored memories)	
Figure (17). (EC) Technique failure rate measuring the success rate (15 stored memories)	
Figure (18) (EC) Technique Success rate measurement (20 stored memories)	
Figure (19). (EC) Technique failure rate measuring the success rate (20 stored memories)140	
Figure (20). (EC) Technique Success rate measurement (24 stored memories)	
Figure (21). (EC) Technique failure rate measuring the success rate (24 stored memories)14	1
Chapter 8 Bus Architecture Implementation of the Hopfield Networks	
Figure (1). General description of the bus based architecture	
Figure (2). Input and Output Ports of a Neuron Unit	
Figure (3). Functional Diagram of the Neuron Unit of the Bus-based Architecture146	
Figure (4). Input and Output Ports of the Arbiter Unit of the Bus-based Architecture147	
Figure (5). Functional Diagram of the Arbiter Unit Processing	
Figure (6) VHDL Simulation Diagram of the Bus Architecture Implementation 149	,

#### In the Name of Allah the Most beneficent, the Most Merciful

For my Lord, Fur mein Gott, Pour Mon Dieu Kepada Allah yang nikmatnya meliputi saya, Saya semadikan tesis ini.

I would never forget you, whom I am ever missing, who taught me the love of science and its shining, you my beloved father, my first sign of life who tough me when alive the perseverance and patience. To your spirit and memory all my Doa and righteous deeds.

To my beloved mother who I will never be able to satisfy her deserved love and care.

To all of my family, my Brothers and Sisters.

To my beloved Land, Algeria, Land of Greatest Martyrs Chouhada may Allah bless them.

To Malaysia, the saved and welcome Land where I opened my eyes on science and technology.

To the Physics Department staff, from Prof. M. Rasat ex-head of Physics Department to

Tuan Hj. Harun, Encik Ramly and Cik Habibah.

To all of you, I dedicate my thesis

### Acknowledgement

The present thesis could not see the light of existence without the help of the creator of this wonderful universe to whom I will never be able to satisfy all his deserve of the thankfulness.

"...O my Lord! so order me that I may be grateful for Thy favours, which thou hast bestowed on me and on my parents, and that I may work the righteousness that will please Thee: And admit me, by Thy Grace, to the ranks of Thy righteous Servants..."!

Verse 19, AN-NAML

I would like to thank my supervisors Dr. W. A. T. Wan Abdullah, Dr Z. A. Ibrahim and Dr A. Iftekhar for their encouragement during the enrolment of my research and guidance of my project towards its best fulfilment. It is worthy mentioning the collaboration of the system administrator of the Faculty of Computer Science and Information Technology Puan M. Mohaidah and Professor Hj. Y. Mashkuri the head of the faculty, for their providence and assistance of VHDL Synopsis tools.

I am also grateful, to the IRPA for the financial support it provided through grant number 04-02-03-345 during the whole of my research

<sup>&</sup>lt;sup>1</sup> Verse 19 of AN-NAML of the Holly Quran, translated by Yusuf Ali. See <a href="http://www.islam-quran.org/frame.htm">http://www.islam-quran.org/frame.htm</a>.

#### Abstract

This thesis is concerned with the philosophy and the strategies related to the digital implementations of artificial neural networks ANN. An open and deep insight of the biological origin of ANN as well as its tidy relation with physics through statistical mechanics and the Hopfield revolutionary concept of computational energy (See Ref [4] of Chapter 2) is given. The Very Large-Scale Integration VLSI implementation of ANN (mainly digital) with its diverse methodologies, strategies and goals are also discussed. The notion of parallelism that was the corner stone of the third chapter in the processing (or the hardware) point-of-view and is enhanced in the fourth chapter to introduce the parallel learning-processing PLP notion. The Printed Circuit Board PCB technique is applied for the implementation of PLP-based neuron Bidirectional Associative Memory BAM using the cad tool of EEDIII that simulates it and shows the technique limited capabilities. The powerful Very Hardware Description Language VHDL is introduced and used to implement more suitable versions of the previous circuit and other, to be downloaded on a Field Programmable Gate Arrays FPGA chips. The PLP neuron-based BAM implementation is enhanced further by the introduction of the encodingcomparing technique as a user interface with the network as well as the expandability technique based on the suggested systolic-like architecture. Finally, the bus-based architecture technique is presented for the implementation of the Hopfield ANN.

#### Ikhtisar

Tesis ini adalah berkenaan dengan falsafah dan strategi yang berkaitan dengan implementasi rangkaian neuron rekaan RNR. Suatu kajian yang terbuka dan mendalam diberikan bagi sistem RNR berasaskan biologi serta kaitan rapinya dengan fizik melalui mekanik statistik dan revolusi konsep Hopfield bagi teraja komputeran (tengok Ref [4] dalam Bab 2).

Implementasi VLSI bagi RNR (berdigit) dengan percapahan motodologinya, strategi dan sasarannya juga di bentangkan. Kaedah keselarian yang merupakan 'petanda' di bab ke-4 dan sudut pemprosesan (atau secara hardware) dan ditingkatkan di bab-bab seterusnya bagi memperkenalkan kaedah pemprosesan pembelajaran selari PPS. Teknik papan litar tercetak PCB di gunakan bagi implementasi PPS pada ingatan. Sekutuan Dwiarah ISD dengan mengguna perisian EEDIII bagi membuat simulasi yang telah menunjukkan had kegunnannya. Kaedah VHDL iaitu Bahasa Huraian hardware di perkenalkan dan digunakan bagi implementasi versi yang bersesuaian bagi litar yang di sebut itu dan di downloaded pada chip implementasi Field Programmable Gate Arrays FPGA. Kaedah PPS ditingkatkan seterusnya dengan memperkenalkan teknik bandingan pengkodan sebagai perantaramukaan penguna dengan rangkaian dan juga teknik perkembangan berdasar atas senibina seperti systolic yang disaran. Teknik senibina berdasarkan bas di tunjukkan bagi implementasi RNR Hopfield mempergunakan bahasa pemprograman hardware yang disaran dengan kuat bagi implementasi litar kompleks berdigit seperti RNR berdigit.