

## TABLE OF CONTENTS

	<b>Page</b>
<b>ORIGINAL LITERARY WORK DECLARATION</b>	ii
<b>ABSTRACT</b>	iii
<b>ABSTRAK</b>	iv
<b>ACKNOWLEDGEMENT</b>	v
<b>DEDICATION</b>	vi
<b>TABLE OF CONTENTS</b>	vii
<b>LIST OF FIGURES</b>	x
<b>LIST OF TABLES</b>	xi
<b>CHAPTER 1 INTRODUCTION</b>	<b>1</b>
1.1 Background	1
1.2 Problem Identification	3
1.3 Objectives of the Study	4
1.4 Scopes of the Study	5
1.5 Significant of Findings	5
1.6 Report Structures	6
<b>CHAPTER 2 LITERATURE REVIEW</b>	<b>7</b>
2.1 Productivity	7
2.2 Semiconductor Overview	8
2.3 Semiconductor Assembly Process Flow	9
2.3.1 Front-End Process	10
2.3.2 Back-End Process	11
2.3.2.1 Pelletizing	13
2.3.2.2 Mounting	14

	<b>Page</b>
2.3.2.3 Bonding	16
2.3.2.4 Sealing	17
2.3.2.5 Cutting	18
2.3.2.6 Marking	20
2.3.2.7 Testing	21
2.3.2.8 Taping/Bagging	21
2.3.2.9 Outgoing and Inspection	22
2.4 Production Yield	23
2.5 Kobetsu Kaizen	25
2.5.1 Introduction of Kobetsu Kaizen	25
2.5.2 Review of Literature related to Kaizen concept	26
2.5.3 Conclusion of Kaizen concept	33
2.6 Conclusion	34
<b>CHAPTER 3 METHODOLOGY</b>	<b>35</b>
3.1 Background	35
3.2 Model Selection (Equipment/Line/Process)	36
3.3 Organize Project Team	36
3.4 Identify Present Losses	37
3.5 Theme Selection and Goal Setting	37
3.6 Scheduling	38
3.7 Analysis and Countermeasure	38
3.8 Implementation	39
3.9 Confirm Effectiveness	39
3.10 Taking Measure to Prevent Recurrence	40
3.11 Horizontal Replication	40
3.12 Expected Result	41

	<b>Page</b>
<b>CHAPTER 4 RESULTS, ANALYSIS AND DISCUSSION</b>	<b>42</b>
4.1 Introduction	42
4.2 Model Selection (Equipment/Line/Process)	42
4.3 Organize Project Team	45
4.4 Identify Present Losses	47
4.5 Theme Selection and Goal Setting	49
4.6 Scheduling	51
4.7 Analysis and Countermeasure	52
4.8 Implementation	53
4.8.1 Introduce Weighing Methods and Measuring Jigs	53
4.8.2 Introduce New System to Input All Data	53
4.9 Confirm Effectiveness	55
4.10 Taking Measure to Prevent Recurrence	56
4.11 Horizontal Replication	56
<b>CHAPTER 5 CONCLUSION AND RECOMMENDATIONS</b>	<b>57</b>
5.1 Conclusion	57
5.2 Recommendations	58
<b>REFERENCES</b>	<b>61</b>
<b>APPENDICES</b>	<b>67</b>
Appendix A	67
Appendix B	68

## LIST OF FIGURES

<b>Figures No.</b>		<b>Page</b>
2.1	Cut-Section of Semiconductor Integrated Circuit Package	8
2.2	Semiconductor Manufacturing Process	9
2.3	Semiconductor Manufacturing Process	12
2.4	Image of Dicing Process	13
2.5	Pre-Plated Chip on Leadframe Island Area	14
2.6	Mounting Mechanism for Au-Si Eutectic Mounting	15
2.7	Process Flow of Mounting Process	15
2.8	Bonding Mechanism for IC Chips	16
2.9	Process Flow of Mounting Process	17
2.10	Mechanism Operation of Sealing Process	18
2.11	Delamination during the Cutting Process	19
2.12	Mechanism of the Cutting Process	19
2.13	Mechanism of the Marking Process	20
2.14	Emboss Taping	22
4.1	Fishbone Diagram or Ishikawa Diagram	43
4.2	Yield Monthly Data for Individual Package Defective Rate	44
4.3	Defective Rate for 2pSSP ZeDi Matrix	45
4.4	Organization Structure for SGA	47
4.5	Machine T01 for 2pSSP ZeDi Matrix	49
4.6	Package Appearance	50
4.7	Discrepancy Reduction Progress Schedule	51
4.8	Weighing the Drop Product	53
4.9	Measuring the Bent Leadframe	54
4.10	New Data Input System	54
4.11	After Improvement Weekly Result for July	55

**LIST OF TABLES**

<b>Tables No.</b>		<b>Page</b>
4.1	Table for Loss Cost	48
4.2	Table for Why-Why Analysis	52
4.3	Table for After Improvement Weekly Result for July	55