

**ALGORITHM OPTIMIZATION AND LOW COST  
BIT-SERIAL ARCHITECTURE DESIGN FOR  
INTEGER-PIXEL AND SUB-PIXEL MOTION  
ESTIMATION IN H.264/AVC**

**MOHAMMAD REZA HOSSEINY FATEMI**

**THESIS SUBMITTED IN FULFILMENT OF THE  
REQUIREMENTS FOR THE DEGREE OF  
DOCTOR OF PHILOSOPHY**

**FACULTY OF COMPUTER SIENCE AND  
INFORMATION TECHNOLOGY  
UNIVERSITY OF MALAYA  
KUALA LUMPUR  
MALAYSIA  
2012**

**UNIVERSITY MALAYA**  
**ORIGINAL LITERARY WORK DECLARATION**

Name of Candidate: **Mohammad Reza Hosseiny Fatemi**

Registration/Matric No: WHA060006 (I.C/Passport No: R12478395)

Name of Degree: PhD

Title of Project Paper/Research Report/Dissertation/Thesis ("this Work"):

**Algorithm Optimization and Low Cost Bit-Serial Architecture Design for Integer and Sub-Pixel Motion Estimation in H.264/AVC**

Field of study: VLSI Design

I do solemnly and sincerely declare that:

- (1) I am the sole author/writer of this Work;
- (2) This work is original;
- (3) Any use of any work in which copyright exists was done by way of fair dealing and for permitted purposes and any excerpt or extract from, or reference to or reproduction of any copyright work has been disclosed expressly and sufficiently and the title of the work and its authorship have been acknowledged in this work;
- (4) I do not have any actual knowledge nor do I ought reasonably to know that the making of this work constitutes an infringement of any copyright work;
- (5) I hereby assign all and every rights in the copyright to this work to the University of Malaya ("UM"), who henceforth shall be owner of the copyright in this work and that any reproduction or use in any form or by any means whatsoever is prohibited without the written consent of UM having been first had and obtained;
- (6) I am fully aware that if in the course of making this work I have infringed any copyright whether intentionally or otherwise, I may be subject to legal action or any other action as may be determined by UM.

Candidate's Signature

Date

Subscribed and solemnly declared before,

Witness's Signature

Date

Name:

Designation:

## Abstract

H.264/AVC employs variable block-size motion estimation (VBSME) with quarter-pixel accuracy, which significantly improves its coding performance. However, the higher coding performance comes at the price of huge computational complexity and memory bandwidth. Therefore, acceleration of the motion estimation (ME) in H.264/AVC with efficient algorithms and architectures is essential for real-time applications. This thesis is concerned with algorithm optimization and efficient low cost architecture design for integer motion estimation (IME) and sub-pixel motion estimation (SME) of H.264/AVC.

Regarding the IME of H.264/AVC, we introduce two low cost bit-serial architectures, which are based on full search (FS) algorithm due to its regularity and coding performance. Both architectures benefit from sum of absolute differences (SAD) and data reusing techniques to reduce their memory bandwidth. The first design has a two-dimensional (2-D) structure featured with broadcasting of reference pixel data and propagating of partial sum and SAD results. The second design uses a 2-D bit-serial adder tree connected to a reconfigurable reference buffer making it suitable for hardware parallelism. To improve the overall performances of our designs, we propose several optimization techniques. By using a pixel truncation method and presenting a word length reduction technique, 68.75% of power consumption and the required time for processing of each search point are saved, where the latency, silicon area, and memory bandwidth are decreased as well. Besides, we employ 1/2-subsampling and mode reduction techniques to reduce the hardware cost further. In addition, a power saving method is contributed to decrease the power consumption of the proposed bit-serial reconfigurable reference buffer. Both designs can support VBSME of  $720 \times 480$  resolution with 30 frames per second (fps), two reference frames and [-16, 15] search range at a clock frequency of 414 MHz with 29.28 K and 31.5 K gates, respectively.

To address the computational complexity and memory bandwidth requirement problems of interpolate and search method in the SME of H.264/AVC, we introduce a low complexity algorithm and its hardware architecture for SME with quarter-pixel accuracy that is based on parabolic interpolation free algorithms. According to our analysis, the proposed algorithm reduces the computational budget by 94.35% and the memory access requirement by 98.5% in comparison to the standard interpolate and search method with an acceptable video quality. In addition, a fast version of the proposed algorithm is presented that reduces the computational budget 46.28% further while maintaining the video quality. For the hardware architecture design, we choose bit-serial structure for implementing our algorithm to benefit from its advantages. Moreover, we use SAD truncation, reusability, source sharing, and power saving techniques in our architecture, which lead to area saving and power consumption reduction. Furthermore, by using the mode reduction technique, 39% of the required time for processing of each macroblock (MB) is saved. Compared with previous designs, our architecture shows a better performance in terms of silicon area, throughput, latency, and memory bandwidth. Implementation results show that our design can support real-time HD1080 format with 20.3 K gates at the operation frequency of 88.3 MHz.

## **Abstrak**

H.264/AVC menggunakan anggaran gerak saiz blok boleh ubah (VBSME) dengan ketepatan suku-piksel, yang dapat meningkatkan prestasi pengekodan. Namun begitu, prestasi pengekodan yang lebih baik dicapai dengan harga yang mahal iaitu melibatkan jumlah besar kiraan yang kompleks dan lebar jalur ingatan yang besar. Oleh kerana itu, mempercepatkan anggaran gerak (ME) dalam H.264/AVC dengan algoritma dan senibina yang cekap sangat penting untuk aplikasi masa nyata. Penyelidikan ini berkaitan dengan pengoptimuman algoritma dan merekabentuk senibina perkakasan dengan kos yang lebih rendah untuk anggaran gerak integer (IME) dan anggaran gerak sub-pixel (SME) bagi H.264/AVC.

Berkaitan dengan IME bagi H.264/AVC, kami memperkenalkan dua senibina bit-siri kos rendah, yang didasarkan pada algoritma pencarian penuh (FS) disebabkan oleh kelebihan ketetapan dan prestasi pengekodan. Kedua-dua senibina mendapat manfaat dari jumlah perbezaan mutlak (SAD) dan teknik menggunakan semula data untuk mengurangkan lebar jalur ingatan. Rekabentuk pertama mempunyai struktur dua dimensi (2-D) dengan ciri-ciri penyiaran rujukan data piksel, dan penyebaran jumlah separa dan keputusan SAD. Rekabentuk kedua menggunakan pohon penambah bit-siri 2-D bersambung ke penimbang rujukan boleh dikonfigurasi sehingga sesuai untuk perkakasan selari. Untuk meningkatkan prestasi keseluruhan rekabentuk ini, kami mencadangkan beberapa teknik pengoptimuman. Dengan menggunakan kaedah pemangkasan piksel dan teknik pengurangan panjang kata, 68.75% dari penggunaan kuasa dan masa yang diperlukan untuk memproses setiap titik carian dapat dijimatkan, di mana pemendaman, keluasan silikon, dan lebar jalur ingatan juga menurun. Selain itu, kami menggunakan 1/2-subsampling dan teknik mode pengurangan untuk mengurangkan kos perkakasan dengan lebih lanjut. Selain itu, metod penjimatan kuasa dapat mengurangkan penggunaan kuasa bagi penimbang rujukan boleh dikonfigurasi

yang dicadangkan ini. Kedua-dua rekabentuk dapat menyokong VBSME dengan resolusi  $720 \times 480$  untuk 30 bingkai per detik (fps), dua rujukan bingkai dan julat carian[-16, 15] pada frekuensi jam 414 MHz dengan get bersaiz 29.28 K dan 31.5 K, masing-masing.

Untuk mengatasi kekompleksan pengiraan dan masalah keperluan ingatan bagi sisipan dan metod carian dalam SME bagi H.264/AVC, kami mengemukakan suatu algoritma yang kurang kompleks dan senibina perkakasan untuk SME dengan ketepatan satu perempat-piksel yang didasarkan pada algoritma parabola sisipan bebas. Menurut analisis kami, algoritma yang dikemukakan dapat mengurangkan anggaran pengkomputeran sebanyak 94.35% dan keperluan capaian ingatan sebanyak 98.5% jika dibandingkan dengan piawai sisipan dan kaedah pencarian, disamping kualiti video yang boleh diterima. Selain itu, versi algoritma lebih cepat yang dicadangkan dapat mengurangkan lagi anggaran pengkomputeran sebanyak 46.28% di samping dapat mengekalkan kualiti video. Untuk rekabentuk senibina perkakasan, kami telah memilih struktur bit-siri untuk melaksanakan algoritma ini dengan memanfaatkan kelebihan struktur bit-siri tersebut. Selain itu, kami menggunakan pemangkasan SAD, kebolehgunaan, sumber berkongsi, dan teknik penjimatan kuasa dalam senibina ini, yang menyebabkan penjimatan keluasan dan pengurangan pengambilan kuasa. Selain itu, dengan menggunakan teknik mode pengurangan, 39% dari jumlah masa yang diperlukan untuk memproses setiap macroblock (MB) dapat dijimatkan. Berbanding dengan kajian sebelumnya, rekabentuk ini menunjukkan prestasi yang lebih baik dalam masalah keluasan silikon, daya pemprosesan, pendaman, dan lebar jalur ingatan. Keputusan implementasi menunjukkan bahawa rekabentuk ini telah dapat menyokong format masa nyata HD1080 dengan jumlah get sebanyak 20.3 K pada frekuensi operasi 88.3 MHz.

## Acknowledgements

I would like to express my sincere gratitude and deepest appreciation to my supervisor Dr. Rosli Salleh for his supervision, encouragement, understanding, and support through this study.

I would also like to thank my co-supervisor Dr. Hasan F. Ates for his guidance, helpful suggestions, valuable discussions, as well as his help in algorithms implementation.

My warmest thanks also to all my colleagues and academic staffs for their help during my study in Malaysia especially Dr. Attarzadeh, Mr. Zaidi, Mr. Rohani, Prof. Dato' Ir. Dr. Mashkuri Yaacob, Mr. Yamani, Mr. Fleix and Dr. Song.

Special thanks are also to ARM and Silterra Malaysia for providing the standard cell libraries under the university program and Trans-Dist Engineering for its technical support.

I would also like to express my deepest appreciation to my wife and my son for their infinite patience, encouragement, and support, and to my parents for their love and guidance.

This work was supported in part by the Ministry of Higher Education, Malaysia, under Grant FRGS FP094/2007c.

# Table of Contents

Title page.....	i
Original Literary Work Declaration.....	ii
Abstract .....	iii
Abstrak .....	v
Acknowledgements.....	vii
Table of contents .....	viii
List of Figures .....	xi
List of Tables.....	xii
List of Abbreviations.....	xiv
Chapter 1 .....	1
Introduction .....	1
1.1 Background .....	1
1.2 The Need for Video Compression .....	2
1.3 H.264/AVC .....	3
1.4 The Importance and Challenges of Motion Estimation Design for H.264/AVC	6
1.5 Research Objective.....	7
1.6 Research Scope and Applications .....	8
1.7 Thesis Organization .....	9
Chapter 2 .....	10
Review of Integer Motion Estimation Designs.....	10
2.1 Introduction .....	10
2.2 Research Methodology and Design Metrics Assessment .....	13
2.3 Review of Motion Estimation Designs .....	15
2.3.1 Exploration of Design Space.....	16
2.3.2 State-of-the-Art Motion Estimation Architectures .....	17
2.4 Summary .....	25
Chapter 3 .....	26
A Survey of Algorithms and Architectures for Sub-Pixel Motion Estimation in H.264/AVC .....	26
3.1 Introduction .....	26
3.2 Analysis of the H.264 SME .....	28
3.3 Investigation of Algorithms .....	33
3.4 Exploration of SME Architectures.....	37

3.4.1 Hardware Architecture Design: Challenges and Strategies .....	38
3.4.2 Hardware Architectures of the H.264 SME .....	41
3.4.3 Design Metrics and Evaluation of the Reviewed Architectures .....	45
3.5 Summary .....	47
Chapter 4 .....	48
Analysis and Design of the Proposed Low-Cost Bit-Serial Architecture for Integer Motion Estimation in H.264/AVC .....	48
4.1 Introduction .....	48
4.2 Bit-Serial Approach: Advantages and Challenges .....	51
4.3 The Proposed Bit-Serial Architectures .....	53
4.3.1 Hardware Architecture of the First Design .....	53
4.3.2 Data flow of our first design. ....	56
4.3.3 The Second Design: Bit-Serial Adder Tree Architecture .....	58
4.3.4 Data Flow of the Proposed Reconfigurable Reference Buffer.....	59
4.4 Proposed Techniques for Performance Improvement.....	62
4.5 Experimental Results and Analysis.....	66
4.5.1 Evaluation of Rate-Distortion Performance.....	66
4.5.2 Implementation Results and Reusability Discussion .....	71
4.5.3 Design Metrics Evaluation and Comparison.....	73
4.6 Summary .....	76
Chapter 5 .....	77
Algorithm Analysis and Bit-Serial Architecture Design for Sub-Pixel Motion Estimation in H.264 .....	77
5.1 Introduction .....	77
5.2 The Proposed Low Complexity Algorithm.....	79
5.2.1 Review of Parabolic Interpolation Free Algorithms .....	79
5.2.2 The proposed Nine-Five Model Algorithm .....	80
5.3 Computational Complexity and Memory Access Analysis .....	83
5.3.1 Analysis of Computational Budget .....	83
5.3.2 Analysis of Memory Access .....	86
5.4 Optimization Techniques for Computational Complexity Reduction .....	89
5.4.1 Fast NFM Algorithm.....	89
5.4.2 SAD Pixel Truncation and Mode Filtering Techniques.....	90
5.5 Bit-Serial Hardware Architecture Design for SME in H.264/AVC.....	91
5.5.1 The Proposed Bit-Serial Architecture .....	92
5.5.2 Half-Pixel ME Module.....	92
5.5.3 Quarter-Pixel ME Module.....	95
5.5.4 Control and MV Predictor Modules.....	96

5.5.5 The Proposed Power Reduction Technique .....	97
5.6 Experimental Results and Comparison .....	98
5.6.1 Simulation Results .....	98
5.6.2 Implementation Results and Comparison .....	102
5.7 Summary .....	106
Chapter 6 .....	107
Conclusion, Future Work and Directions.....	107
6.1 Conclusion .....	107
6.2 Future Work and Directions.....	109
References .....	113

## List of Figures

Figure 1.1 : Typical block diagram of a block-based hybrid video encoder.....	4
Figure 1.2 : Runtime percentage of functional blocks in H.264/AVC baseline encoder (C.-Y. Chen, Fang et al., 2006).....	7
Figure 2.1 : Block matching motion estimation algorithm. ....	11
Figure 2.2 : Variable block sizes in H.264/AVC. ....	12
Figure 2.3 : 1-D Architecture of Yap and MaCcany.....	18
Figure 2.4 : The basic structure of the PE array in the work of Ou. et al. (a) structure of the PE array for the module i (b) structure of the 1-D array in the PE array. ....	19
Figure 2.5 : C.-Y. Chen et al. architecture. ....	20
Figure 2.6 : Top level architecture of Li and Leong design.....	21
Figure 2.7 : The architectural template of Lopez et al. ....	22
Figure 2.8 : Architecture of Kim and Park.....	23
Figure 3.1 : SME refinements in H.264/AVC. ....	27
Figure 3.2 : Error surface of (a) integer motion estimation (search range: 32) (b) sub- pixel motion estimation with 1/8 pixel accuracy (Y.-J. Wang et al., 2007).....	35
Figure 3.3 : Block diagram of Y.-C. Chen's design. ....	42
Figure 4.1 : Our proposed 2-D bit-serial architecture. ....	54
Figure 4.2 : Hardware architecture of the 4×4 PU. ....	55
Figure 4.3 : Structure of the proposed serial PE. ....	56
Figure 4.4 : Hardware architecture of the proposed Bit-Serial Adder Tree.....	58
Figure 4.5 : Architecture of the proposed 2-D bit-serial 4×4 adder tree.....	59
Figure 4.6 : Hardware architecture of (a) the proposed serial adder for adding 5-bit operands and (b) the proposed two parts serial adder.....	64
Figure 4.7 : Hardware architecture of (a) shift register, (b) the proposed power reduction circuit, and (c) the proposed improved power reduction circuit. ....	66
Figure 4.8 : R-D plot of Carphone test sequence for FS IME and its optimized version. .....	69
Figure 4.9 : R-D plot of Mother-Daughter test sequence for FS IME and its optimized version. ....	69
Figure 4.10 : R-D plot of City test sequence for FS IME and its optimized version. ....	70
Figure 4.11 : R-D plot of Blue-Sky test sequence for FS IME and its optimized version. .....	70

Figure 5.1 : The search pattern of the proposed algorithm for sub-pixel motion estimation.....	80
Figure 5.2 : The bock diagram of the proposed bit-serial design for the FNFM algorithm.....	92
Figure 5.3 : The schematic diagram of the half-pixel module: part one.....	93
Figure 5.4 : The Schematic diagram of the half-pixel module: part two.....	93
Figure 5.5 : The schematic diagram of the bit-serial adder architecture.....	94
Figure 5.6 : The schematic diagram of the bit-serial subtractor architecture.....	94
Figure 5.7 : The schematic diagram of the quarter-pixel module.....	95
Figure 5.8 : Illustration of DRC technique. ....	98
Figure 5.9 : R-D plot of Crew test sequence for interpolate and search SME and optimized FNFM algorithms.....	100
Figure 5.10 : R-D plot of Rush-Hour test sequence for interpolate and search SME and optimized FNFM algorithms.....	100
Figure 5.11 : Comparison of RD curves between FNFM, optimized FNFM, interpolated and search, and all-binary algorithms for Tennis test sequence.....	101
Figure 5.12 : Comparison of RD curves between FNFM, optimized FNFM, interpolated and search, and all-binary algorithms for Foreman test sequence. ....	101

## List of Tables

Table 1.1 : Average bit rate saving of H.264 relative to prior standards (Schafer et al., 2003) .....	5
Table 2.1 : Design metrics evaluation of the reviewed motion estimation designs.....	24
Table 3.1 : Effectiveness of the H.264 SME features on coding performances in QCIF videos. ....	30
Table 3.2 : Impact of the H.264 SME features on coding performances in CIF videos. 30	
Table 3.3 : Effectiveness of the H.264 SME features on coding performance in 4CIF videos. ....	31
Table 3.4 : Impact of the H.264 features on coding performances in HD1080 videos...31	
Table 3.5 : Design metrics evaluation of the reviewed H.264 SME architectures designs. ....	46
Table 4.1 : The data flow of our first design.....	57
Table 4.2 : The data flow of our second design. ....	61
Table 4.3 : The impact of the proposed optimization methods on coding performance for Akiyo (QCIF) sequence. ....	67
Table 4.4 : The impact of the proposed optimization methods on R-D performance for Container (QCIF) sequence. ....	67
Table 4.5 : The impact of the proposed optimization methods on coding performance for Mobile (CIF) sequence.....	68
Table 4.6 : The impact of the proposed optimization methods on coding performance for News (CIF) sequence. ....	68
Table 4.7 : Implementation results of the proposed designs.....	71
Table 4.8 : Design metrics evaluation and comparison. ....	75
Table 5.1 : The computational complexity of the interpolate and search method and the NFM algorithm for different block sizes. ....	85
Table 5.2 : The computational complexity of the interpolate and search method and the NFM algorithm for some specifications. ....	86
Table 5.3 : The memory access of the interpolate and search method and the NFM algorithm for different block sizes. ....	87
Table 5.4 : The memory access of the interpolate and search method and the NFM algorithm for some specifications. ....	88
Table 5.5 : Complexity comparison of the NFM <sup>1</sup> and the FNFM <sup>2</sup> algorithms.....	90

Table 5.6 : Comparison between the proposed SME algorithms and the full search IME.	99
.....	.....
Table 5.7 : Reusing of the proposed SME architecture in other specifications. ....	103
Table 5.8 : Design metrics evaluation and comparison of SME architectures. ....	105

## List of Abbreviations

<b>1-D</b>	One-Dimensional
<b>2-D</b>	Two-Dimensional
<b>ASIC</b>	Application Specific Integrated Circuit
<b>ASP</b>	(MPEG-4) Advanced Simple Profile
<b>AVC</b>	Advanced Video Coding
<b>BR</b>	Bit Rate
<b>CAVLC</b>	Context-Adaptive Variable Length Coding
<b>CC</b>	Computational Complexity
<b>CS</b>	Certain Specification
<b>CIF</b>	Common Intermediate Format
<b>DRC</b>	Demultiplexers-Registers Combination
<b>DVD</b>	Digital Versatile Disc
<b>FA</b>	Full Adder
<b>FIR</b>	Finite Impulse Response
<b>NFM</b>	Nine-Five Model (Algorithm)
<b>FNFM</b>	Fast Five-Nine Model (Algorithm)
<b>FPGA</b>	Field-Programmable Gate Array
<b>fps</b>	Frames per Second
<b>FS</b>	Full Search
<b>FSM</b>	Finite State Machine
<b>GBPS</b>	Giga-Bytes per Second
<b>GIPS</b>	Giga-Instructions per Second
<b>HA</b>	Half Adder
<b>HDL</b>	Hardware Description Language
<b>HDTV</b>	High-Definition TV
<b>HP</b>	(H.263++) High Latency Profile
<b>HSAD</b>	Half-Pixel Sum of Absolute Difference
<b>IEC</b>	International Electro Technical Commission
<b>IME</b>	Integer Motion Estimation
<b>IMV</b>	Integer Motion Vector
<b>ISAD</b>	Integer Sum of Absolute Difference
<b>ISO</b>	International Organization for Standardization
<b>ITU</b>	International Telecommunication Union

<b>ITU-T</b>	ITU - Telecommunication Standardization Sector
<b>JM</b>	Joint Model
<b>JVT</b>	(MPEG/VCEG) Joint Video Team
<b>LSB</b>	Least Significant Bit
<b>LSI</b>	Large Scale Integration
<b>MA</b>	Memory Access
<b>MB</b>	Macroblock
<b>ME</b>	Motion Estimation
<b>MP@ML</b>	(MPEG-2) Main Profile at Main Level
<b>MPEG</b>	(ISO/IEC) Moving Picture Experts Group
<b>MRF</b>	Multiple Reference Frames
<b>MSB</b>	Most Significant Bit
<b>MSE</b>	Mean Square Error
<b>MV</b>	Motion Vector
<b>NAL</b>	Network Abstraction Layer
<b>PE</b>	Processing Element
<b>PSNR</b>	Peak Signal-to-Noise Ratio
<b>PU</b>	Processing Unit
<b>QCIF</b>	Quarter Common Intermediate Format
<b>QFHD</b>	Quad Full HD
<b>QSAD</b>	Quarter-Pixel Sum of Absolute Difference
<b>QP</b>	Quantization Parameter
<b>RD</b>	Rate-Distortion
<b>RGB</b>	Red-Green-Blue
<b>SAD</b>	Sum of Absolute Differences
<b>SATD</b>	Sum of Absolute Transformed Differences
<b>SDTV</b>	Standard-Definition TV
<b>SIF</b>	Source Input Format
<b>SME</b>	Sub-Pixel Motion Estimation
<b>SMV</b>	Sub-Pixel Motion Vector
<b>SP</b>	Simple Profile
<b>SR</b>	Search Range
<b>SRAR</b>	Shift Right Arithmetic Register
<b>SRR</b>	Shift Right Register
<b>SSD</b>	Sum of Square Differences

<b>UD</b>	Ultra-High Definition
<b>VCEG</b>	(ITU-T) Video Coding Experts Group
<b>VCL</b>	Video Coding Layer
<b>VBS</b>	Variable Block-Size
<b>VBSME</b>	Variable Block-Size Motion Estimation
<b>VLSI</b>	Very Large Scale Integration
<b>xDSL</b>	(Different variants of) Digital Subscriber Line