

References

- Abdelazim, A., Yang, M., & Grecos, C. (2009). Fast subpixel motion estimation based on the interpolation effect on different block sizes for H264/AVC. *Optical Engineering* 48(3), 030504.
- Akbulut, O., Urhan, O., & Erturk, S. (2006). Fast sub-pixel motion estimation by means of one-bit transform. *Lecture Notes in Computer Science (LNCS)*, 4263, 503-510.
- Bahari, A., Arslan, T., & Erdogan, A. T. (2009). Low-power H.264 video compression architectures for mobile communication. *Circuits and Systems for Video Technology, IEEE Transactions on*, 19(9), 1251-1261.
- Bilen, C., Aksay, A., & Akar, G. B. (2006). A multi-view video codec based on H.264. Paper presented at the International Conference on Image Processing (ICIP'06).
- Bjntegaard, G. (2001). Calculation of average PSNR differences between R-D curves: Doc. VCEG-M33.
- Celebi, A., Akbulut, O., Urhan, O., Hamzaoglu, I., & Erturk, S. (2008). An all binary sub-pixel motion estimation approach and its hardware architecture. *Consumer Electronics, IEEE Transactions on*, 54(4), 1928-1937.
- Chen, C.-Y., Chien, S.-Y., Huang, Y.-W., Chen, T.-C., Wang, T.-C., & Chen, L.-G. (2006). Analysis and architecture design of variable block-size motion estimation for H.264/AVC. *Circuits and Systems I: Regular Papers, IEEE Transactions on*, 53(3), 578-593.
- Chen, C.-Y., Fang, H.-C., Lian, C.-J., Tsai, C.-H., Huang, Y.-W., Chen, T.-W., et al. (2006). Algorithm analysis and architecture design for HDTV applications - a look at the H.264/AVC video compressor system. *Circuits and Devices Magazine, IEEE*, 22, 22-31.
- Chen, T.-C., Huang, Y.-W., & Chen, L.-G. (2004). Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC. Paper presented at the Acoustics, Speech, and Signal Processing, 2004. Proceedings. (ICASSP '04). IEEE International Conference on.
- Chen, Y.-H., Chen, T.-C., Chien, S.-Y., Huang, Y.-W., & Chen, L.-G. (2008). VLSI architecture design of fractional motion estimation for H.264/AVC. *Journal of Signal Processing Systems*, 53(3), 335-347.
- Chen, Y.-H., Chen, T.-C., Tsai, C.-Y., Tsai, S.-F., & Chen, L.-G. (2008). Data reuse exploration for low power motion estimation architecture design in H.264 encoder. *Journal of Signal Processing Systems*, 50(1), 1-17.
- Chen, Y.-H., Chuang, T.-D., Chen, Y.-J., Li, C.-T., Hsu, C.-J., Chien, S.-Y., et al. (2008). An H.264/AVC scalable extension and high profile HDTV 1080p encoder chip. Paper presented at the VLSI Circuits, 2008 IEEE Symposium on.
- Dufaux, F., & Moscheni, F. (1995). Motion estimation techniques for digital TV: a review and a new contribution. *Proceedings of the IEEE*, 83(6), 858-876.

Elgharbawy, W. M., & Bayoumi, M. A. (2005). Leakage sources and possible solutions in nanometer CMOS technologies. *Circuits and Systems Magazine, IEEE*, 5(4), 6-17.

Erturk, S. (2007). Multiplication-free one-bit transform for low-complexity block-based motion estimation. *Signal Processing Letters, IEEE*, 14(2), 109-112.

Haihua, Z., Zhiqi, X., & Guanghua, C. (2007). VLSI implementation of sub-pixel interpolator for H.264/AVC encoder. Paper presented at the High Density packaging and Microsystem Integration.

He, Z., & Liou, M.-I. (1997). Reducing hardware complexity of motion estimation algorithms using truncated pixels. Paper presented at the Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on.

Hill, P. R., Chiew, T. K., Bull, D. R., & Canagarajah, C. N. (2006). Interpolation free subpixel accuracy motion estimation. *Circuits and Systems for Video Technology, IEEE Transactions on*, 16(12), 1519-1526.

Huang, Y.-W., Chen, C.-Y., Tsai, C.-H., Shen, C.-F., & Chen, L.-G. (2006). Survey on block matching motion estimation algorithms and architectures with new results. *The Journal of VLSI Signal Processing*, 42(3), 297-320.

Huang, Y.-W., Chen, T.-C., Tsai, C.-H., Chen, C.-Y., Chen, T.-W., Chen, C.-S., et al. (2005). A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications. Paper presented at the Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International.

Huang, Y.-W., Hsieh, B.-Y., Chien, S.-Y., Ma, S.-Y., & Chen, L.-G. (2006). Analysis and complexity reduction of multiple reference frames motion estimation in H.264/AVC. *Circuits and Systems for Video Technology, IEEE Transactions on*, 16(4), 507-522.

Huang, Y.-W., Wang, T.-C., Hsieh, B.-Y., & Chen, L.-G. (2003). Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264. Paper presented at the Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on.

Hyun, C., & Sunwoo, M. (2009). Low power complexity-reduced ME and interpolation algorithms for H.264/AVC. *Journal of Signal Processing Systems*, 56(2), 285-293.

Coding of audio-visual objects-part 2: visual., ISO/IEC 14496-2 (MPEG-4 Part 2). C.F.R. (1999).

Generic coding of moving pictures and associated audio information-part 2: video., ITU-T Rec. H.262 and ISO/IEC 13818-2 (MPEG-2 Part 2) C.F.R. (1994).

Draft ITU-T recommendation and final draft International standard of Joint video specification, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC C.F.R. (2003).

Joch, A., Kossentini, F., Schwarz, H., Wiegand, T., & Sullivan, G. J. (2002). Performance comparison of video coding standards using Lagrangian coder control.

Paper presented at the Image Processing. 2002. Proceedings. 2002 International Conference on.

Joint Video Team Reference Software version 11. (2007).

Kim, J., & Park, T. (2009). A novel VLSI architecture for full-search variable block-size motion estimation. Consumer Electronics, IEEE Transactions on, 55(2), 728-733.

Kim, N. S., Austin, T., Baauw, D., Mudge, T., Flautner, K., Hu, J. S., et al. (2003). Leakage current: Moore's law meets static power. Computer, 36(12), 68-75.

Kuhn, P. M. (1999). Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation. Norwell, MA: Kluwer Academic Publishers.

Kuo, H.-C. (2006). Efficient VLSI architectures for inter and intra mode decision in high resolution H.264/MPEG-4 Part10 AVC encoding. National Tsing Hua University, Hsinchu.

Kuo, T.-Y., Lin, Y.-K., & Chang, T.-S. (2007). SIFME: a single iteration fractional-pel motion estimation algorithm and architecture for HDTV sized H.264 video coding. Paper presented at the Acoustics, Speech and Signal Processing, 2007. ICASSP 2007. IEEE International Conference on.

Lee, J.-B., & Kalva, H. (2006). Video coding techniques and standards, Encyclopedia of Multimedia: Springer.

Lei, D., Wen, G., Zeng, H. M., & Ji, Z. Z. (2004). An efficient VLSI architecture for MC interpolation in AVC video coding. Paper presented at the International Multiconference in Computer Science and Computer Engineering.

Li, B., & Leong, P. (2008). Serial and parallel FPGA-based variable block size motion estimation processors. Journal of Signal Processing Systems, 51(1), 77-98.

Lian, C.-J., Tseng, P.-C., & Chen, L.-G. (2006). Low-power and power-aware video codec design: an overview. China Communications, 3(5), 45-51.

Lin, Y.-K., Li, D.-W., Lin, C.-C., Kuo, T.-Y., Wu, S.-J., Tai, W.-C., et al. (2008). A 242 mW 10 mm² 1080p H.264/AVC high-profile encoder chip. Paper presented at the Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International.

Lin, Y.-L. (Ed.). (2006). Essential issues in SOC design: Springer.

Liu, Z., Huang, Y., Song, Y., Goto, S., & Ikenaga, T. (2007). Hardware-efficient propagate partial sad architecture for variable block size motion estimation in H.264/AVC. Paper presented at the ACM Great Lakes Symposium on VLSI.

Liu, Z., Song, Y., Shao, M., Li, S., Li, L. s., Ishiwata, S., et al. (2009). HDTV1080p H.264/AVC encoder chip design and performance analysis. Solid-State Circuits, IEEE Journal of, 44(2), 594-608.

- Lopez, S., Callico, G. M., Tobajas, F., Lopez, J. F., & Sarmiento, R. (2008). A flexible template for H.264/AVC block matching motion estimation architectures. *Consumer Electronics, IEEE Transactions on*, 54(2), 845-851.
- Lu, L., McCanny, J. V., & Sezer, S. (2009). Subpixel interpolation architecture for multistandard video motion estimation. *Circuits and Systems for Video Technology, IEEE Transactions on*, 19(12), 1897-1901.
- Marpe, D., Schwarz, H., & Wiegand, T. (2003). Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard. *Circuits and Systems for Video Technology, IEEE Transactions on*, 13(7), 620-636.
- Nakasu, E., Nishida, Y., Maeda, M., Kanazawa, M., Yano, S., Sugawara, M., et al. (2007). Technical development toward implementation of ultrahigh-definition TV system. *SMPTE Motion Imaging Journal*, 116(7-8), 279-286.
- Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., et al. (2004). Video coding with H.264/AVC: tools, performance, and complexity. *Circuits and Systems Magazine, IEEE*, 4(1), 7-28.
- Ou, C.-M., Le, C.-F., & Hwang, W.-J. (2005). An efficient VLSI architecture for H.264 variable block size motion estimation. *Consumer Electronics, IEEE Transactions on*, 51(4), 1291-1299.
- Park, J., Muhammad, K., & Roy, K. (2003). High performance FIR filter design based on sharing multiplication. *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, 11(2), 244-253.
- Pirsch, P., Demassieux, N., & Gehrke, W. (1995). VLSI architectures for video compression-a survey. *Proceedings of the IEEE*, 83(2), 220-246.
- Pirsch, P., & Stolberg, H. J. (1998). VLSI implementations of image and video multimedia processing systems. *Circuits and Systems for Video Technology, IEEE Transactions on*, 8(7), 878-891.
- Po, L.-M., & Ma, W.-C. (1996). A novel four-step search algorithm for fast block motion estimation. *Circuits and Systems for Video Technology, IEEE Transactions on*, 6(3), 313-317.
- Sakurai, T. (2000). Design challenges for 0.1 um and beyond. Paper presented at the Design Automation Conference, 2000. *Proceedings of the ASP-DAC 2000. Asia and South Pacific*.
- Samueli, H. (1988). On the design of optimal equiripple FIR digital filters for data transmission applications. *Circuits and Systems, IEEE Transactions on*, 35(12), 1542-1546.
- Schafer, R., Wiegand, T., & Schwartz, H. (2003). The emerging H. 264/AVC standard. *EBU Technical Review*.

- Shao, M., Liu, Z., Goto, S., & Ikenaga, T. (2007). Lossless VLSI oriented full computation reusing algorithm for H.264/AVC fractional motion estimation. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., E90-A(4), 756-763.
- Song, Y., Liu, Z., Goto, S., & Ikenaga, T. (2005). A VLSI architecture for motion compensation interpolation in H.264/AVC. Paper presented at the ASIC, 2005. ASICON 2005. 6th International Conference On.
- Song, Y., Liu, Z., Ikenaga, T., & Goto, S. (2006). A VLSI architecture for variable block size motion estimation in H.264/AVC with low cost memory organization. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., E89-A(12), 3594-3601.
- Song, Y., Shao, M., Liu, Z., Li, S., Li, L., Ikenaga, T., et al. (2007). H.264/AVC fractional motion estimation engine with computation reusing in HDTV1080P real-time encoding applications. Paper presented at the Signal Processing Systems, 2007 IEEE Workshop on.
- Soudris, D., Pirsch, P., Barke, E., Soudris, D., Zervas, N., Argyriou, A., et al. (2000). Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications. In Integrated Circuit Design (Vol. 1918, pp. 243-254): Springer Berlin / Heidelberg.
- Stockhammer, T., Hannuksela, M. M., & Wiegand, T. (2003). H.264/AVC in wireless environments. Circuits and Systems for Video Technology, IEEE Transactions on, 13(7), 657-673.
- Su, C.-L., Yang, W.-S., Chen, Y.-L., Li, Y., Chen, C.-W., Guo, J.-I., et al. (2006). Low complexity high quality fractional motion estimation algorithm and architecture design for H.264/AVC. Paper presented at the Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on.
- Sugawara, M., Kanazawa, M., Mitani, K., Shimamoto, H., Yamashita, T., & Okano, F. (2003). Ultrahigh-definition video system with 4000 scanning lines. *SMPTE Motion Imaging Journal*, 112(11-12), 339-343.
- Suh, J. W., & Jeong, J. (2004). Fast sub-pixel motion estimation techniques having lower computational complexity. Consumer Electronics, IEEE Transactions on, 50(3), 968-973.
- Sullivan, G. J., & Wiegand, T. (1998). Rate-distortion optimization for video compression. Signal Processing Magazine, IEEE, 15(6), 74-90.
- Sullivan, G. J., & Wiegand, T. (2005). Video compression - from concepts to the H.264/AVC standard. Proceedings of the IEEE, 93(1), 18-31.
- Tan, N., Eriksson, S., & Wanhammar, L. (1994). *A power-saving technique for bit-serial DSP ASICs*. Paper presented at the Circuits and Systems, 1994. ISCAS 1994. Proceedings. 1994 IEEE International Symposium on
- Tham, J. Y., Ranganath, S., Ranganath, M., & Kassim, A. A. (1998). A novel unrestricted center-biased diamond search algorithm for block motion estimation. Circuits and Systems for Video Technology, IEEE Transactions on, 8(4), 369-377.

Tsai, C.-Y., Chen, T.-C., Chen, T.-W., & Chen, L.-G. (2005). Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder. Paper presented at the Circuits and Systems, 2005. 48th Midwest Symposium on.

Tseng, P., Chang, Y., Huang, Y., Fang, H., Huang, C., & Chen, L. (2005). Advances in hardware architectures for Image and video coding - a survey. *Proceedings of the IEEE*, 93(1), 184-197.

Tsung, P.-K., Chen, W.-Y., Ding, L.-F., Chien, S.-Y., & Chen, L.-G. (2009). Cache-based integer motion/disparity estimation for quad-HD H.264/AVC and HD multiview video coding. Paper presented at the Acoustics, Speech and Signal Processing, 2009. ICASSP 2009. IEEE International Conference on.

Tsung, P.-K., Chen, W.-Y., Ding, L.-F., Tsai, C.-Y., Chuang, T.-D., & Chen, L.-G. (2009). Single-iteration full-search fractional motion estimation for quad full HD H.264/AVC encoding. Paper presented at the Multimedia and Expo, 2009. ICME 2009. IEEE International Conference on.

Vanne, J., Aho, E., Hamalainen, T. D., & Kuusilinna, K. (2006). A high-performance sum of absolute difference implementation for motion estimation. *Circuits and Systems for Video Technology, IEEE Transactions on*, 16(7), 876-883.

Vatis, Y., & Ostermann, J. (2009). Adaptive interpolation filter for H.264/AVC. *Circuits and Systems for Video Technology, IEEE Transactions on*, 19(2), 179–192.

Wang, R., Huang, C., Li, J., & Shen, Y. (2004). Sub-pixel motion compensation interpolation filter in AVS. Paper presented at the IEEE International Conference on Multimedia and Expo.

Wang, S.-H. (2007). Algorithm and architecture design of motion estimation for power constrained video coding systems. National Chiao Tung University, Hsinchu.

Wang, T.-C., Huang, Y.-W., Fang, H.-C., & Chen, L.-G. (2003). Parallel 4×4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264. Paper presented at the Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on.

Wang, Y.-J., Cheng, C.-C., & Chang, T.-S. (2007). A fast algorithm and its VLSI architecture for fractional motion estimation for H.264/MPEG-4 AVC video coding. *Circuits and Systems for Video Technology, IEEE Transactions on*, 17(5), 578-583.

Wenger, S. (2003). H.264/AVC over IP. *Circuits and Systems for Video Technology, IEEE Transactions on*, 13(7), 645-656.

Wiegand, T., Schwarz, H., Joch, A., Kossentini, F., & Sullivan, G. J. (2003). Rate-constrained coder control and comparison of video coding standards. *Circuits and Systems for Video Technology, IEEE Transactions on*, 13(7), 688-703.

Wiegand, T., Sullivan, G. J., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264/AVC video coding standard. *Circuits and Systems for Video Technology, IEEE Transactions on*, 13(7), 560-576.

Wiegand, T., Zhang, X., & Girod, B. (1999). Long-term memory motion-compensated prediction. Circuits and Systems for Video Technology, IEEE Transactions on, 9(1), 70-84.

Wittmann, S., & Wedi, T. (2008). Separable adaptive interpolation filter for video coding. Paper presented at the International Conference on Image Processing (ICIP'08).

Wu, C.-L., Kao, C.-Y., & Lin, Y.-L. (2010). A high performance three-engine architecture for H.264/AVC fractional motion estimation. Circuits and Systems for Video Technology, IEEE Transactions on, 18(4), 662-666

Wuytack, S., Catthoor, F., Nachtergael, L., & De Man, H. (1996). Power exploration for data dominated video applications. Paper presented at the Low Power Electronics and Design, 1996., International Symposium on.

Wuytack, S., Diguet, J. P., Catthoor, F. V. M., & De Man, H. J. (1998). Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 6(4), 529-537.

Yang, C., Goto, S., & Ikenaga, T. (2006). High performance VLSI architecture of fractional motion estimation in H.264 for HDTV. Paper presented at the Circuits and Systems, 2006 ISCAS '06. Proceedings of the 2006 International Symposium on

Yang, K. M., Sun, M. T., & Wu, L. (1989). A family of VLSI designs for the motion compensation block-matching algorithm. Circuits and Systems, IEEE Transactions on, 36(10), 1317-1325.

Yap, S. Y., & McCanny, J. V. (2004). A VLSI architecture for variable block size video motion estimation. Circuits and Systems II: Express Briefs, IEEE Transactions on, 51(7), 384-389.

Zhou, F., & Kornerup, P. (1995). Bit serial structure for full-search block-matching algorithm. Paper presented at the In Proceedings of the IS&T/SPIE Symposium on Electronic Imaging.