# EFFECT OF OXIDATION TEMPERATURE ON THE THIN FILM SAMARIUM (III) OXIDE GROWTH ON GERMANIUM SUBSTRATE

**GARY TAN** 

# FACULTY OF ENGINEERING UNIVERSITY OF MALAYA KUALA LUMPUR

2018

# EFFECT OF OXIDATION TEMPERATURE ON THE THIN FILM SAMARIUM (III) OXIDE GROWTH ON GERMANIUM SUBSTRATE

GARY TAN

SUBMITTED TO THE FACULTY OF ENGINEERING UNIVERSITY OF MALAYA, IN PARTIAL FULFILMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF MATERIALS ENGINEERING

2018

# UNIVERSITY OF MALAYA ORIGINAL LITERARY WORK DECLARATION

Name of Candidate: GARY TAN

Matric No: **KQJ 170003** 

### Name of Degree: MASTER IN MATERIALS ENGINEERING

Title of Project Paper/Research Report/Dissertation/Thesis ("this Work"):

# EFFECT OF OXIDATION TEMPERATURE ON THE THIN FILM SAMARIUM (III) OXIDE GROWTH ON GERMANIUM SUBSTRATE

### Field of Study: ADVANCED MATERIALS/THIN FILM GATE OXIDE

I do solemnly and sincerely declare that:

- (1) I am the sole author/writer of this Work;
- (2) This Work is original;

(3) Any use of any work in which copyright exists was done by way of fair dealing and for permitted purposes and any excerpt or extract from, or reference to or reproduction of any copyright work has been disclosed expressly and sufficiently and the title of the Work and its authorship have been acknowledged in this Work;

(4) I do not have any actual knowledge nor do I ought reasonably to know that the making of this work constitutes an infringement of any copyright work;

(5) I hereby assign all and every rights in the copyright to this Work to the University of Malaya ("UM"), who henceforth shall be owner of the copyright in this Work and that any reproduction or use in any form or by any means whatsoever is prohibited without the written consent of UM having been first had and obtained;

(6) I am fully aware that if in the course of making this Work I have infringed any copyright whether intentionally or otherwise, I may be subject to legal action or any other action as may be determined by UM.

Candidate's Signature

Date:

Subscribed and solemnly declared before,

Witness's Signature

Date:

Name:

Designation:

#### ABSTRACT

Searching for high- $\kappa$  gate oxide has been an important task in the semiconductor industry for further downscaling. In this study, pure samarium (Sm) metal was first sputtered on germanium (Ge) substrate, and then proceeded to thermal oxidation for 15 minutes at varying oxidation temperatures of 300°C, 400°C, 500°C, 600°C and 700°C. The oxidized samples were then characterized by means of X-ray diffraction spectroscopy (XRD) and Fourier transform infrared (FT-IR) spectroscopy. According to the XRD results, the intensity of Sm<sub>2</sub>O<sub>3</sub> phase recorded the highest value at 500°C among the experimental oxidation temperatures, and the interfacial layer compound, Sm<sub>2</sub>Ge<sub>2</sub>O<sub>7</sub> was observed to exhibit the highest peak intensity at 300°C and decreases as the oxidation temperature increases. On the other hand, the intensity of GeO<sub>2</sub> phase was observed to increase with the oxidation temperature, and showed the highest value at 700°C. Besides, a rapid increment in the amount of GeO<sub>2</sub> phase grown was noticed starting from 600°C, and a relatively huge quantity of GeO<sub>2</sub> is determined at 700°C. From Debye-Scherrer equation, the crystallite size first increases from 300°C and reaches a peak at 400°C, then decreases afterwards. Besides, the crystallite size and microstrain obtained through Williamson-Hall (W-H) analysis were observed to exhibit a decreasing trend from 600°C to 700°C for GeO<sub>2</sub> phase. The FT-IR results give information on the existence of the Sm-O and Ge-O bonds in the resulting films. By peak matching approach, Sm-O bonds were detected in 300°C, 400°C, 500°C and 600°C samples, showing the highest intensity at 500°C, while Ge-O bonds were also detected in all samples and read the highest intensity at 700°C. Both of the characterization analyses suggest that 500°C would be the optimum oxidation temperature to grow Sm<sub>2</sub>O<sub>3</sub> on Ge substrate.

#### ABSTRAK

Pencarian lapisan oksida  $\kappa$  yang tinggi merupakan tugas yang penting dalam industri semikonduktor untuk pengurangan saiz yang selanjutnya. Dalam kajian ini, logam samarium (Sm) tulen mula-mula dipancarkan pada substrat germanium (Ge), dan kemudian meneruskan pengoksidaan haba selama 15 minit pada suhu pengoksidaan yang berbeza, iaitu 300°C, 400°C, 500°C, 600°C dan 700°C. Sampel yang teroksidasi telah dicirikan dengan cara spektroskopi difraksi sinar X (XRD) dan spektroskopi inframerah Fourier (FT-IR). Menurut keputusan XRD, intensiti fasa Sm<sub>2</sub>O<sub>3</sub> mencatatkan nilai tertinggi pada suhu 500°C di antara suhu pengoksidaan eksperimen dan sebatian lapisan interfacial, Sm<sub>2</sub>Ge<sub>2</sub>O<sub>7</sub> diperhatikan menunjukkan keamatan puncak tertinggi pada suhu 300°C dan menunjukkan penurunan apabila suhu pengoksidaan dinaikan. Sebaliknya, intensiti fasa GeO<sub>2</sub> diperhatikan meningkat dengan suhu pengoksidaan, dan menunjukkan nilai tertinggi pada 700°C. Selain itu, peningkatan pesat dalam jumlah fasa GeO<sub>2</sub> yang dikembangkan diperhatikan bermula dari 600°C, dan kuantiti GeO<sub>2</sub> yang agak besar ditemui pada 700°C. Saiz kristal bermula meningkat dari 300°C dan mencapai puncak pada 400°C, dan menurun selepas itu. Selain itu, saiz kristal dan ketegangan mikro yang diperoleh melalui analisis W-H diperhatikan menunjukkan aliran menurun dari 600°C hingga 700°C untuk fasa GeO<sub>2</sub>. Keputusan FT-IR memberikan maklumat mengenai kewujudan ikatan Sm-O dan Ge-O dalam filem-filem yang dihasilkan. Dengan pendekatan padanan puncak, ikatan Sm-O dikesan dalam 300°C, 400°C, 500°C dan 600°C, menunjukkan keamatan tertinggi pada 500°C, manakala ikatan Ge-O juga dikesan dalam semua sampel dan membaca intensiti tertinggi pada 700°C. Kedua-dua analisis pencirian menunjukkan bahawa 500°C adalah suhu pengoksidaan yang optimum untuk mengembangkan  $Sm_2O_3$  pada substrat Ge.

#### ACKNOWLEDGEMENTS

First and foremost, I am highly indebted to God Almighty, who never leaves me nor forsakes me. I thank God for giving me the strength to endure all the uncertainties throughout this research study, knowledge to figure out all the unknowns of the research findings, ability to solve the difficulties encountered and opportunity to undertake this research study and to persevere and complete it satisfactorily. Without his blessings, this achievement would not have been possible.

With deepest gratitude I acknowledge my supervisor, Prof. Ir. Dr. Wong Yew Hoong for giving me a chance to become one of his research students and providing me a comfortable and stress-free experimental atmosphere for pursuing my research work. He is always willing to share his valuable insights regarding my research work, and he is always willing to give helpful comments on my doubts. No matter how busy he is, he always spares some time to talk with me to know the current status of my research study from time to time. The continuous encouragement, support and freedom rendered by him strengthen my confidence believing in myself that I can accomplish the research work successfully.

I would like to show my gratitude to Associate Prof. Dr. Hendrik Simon Cornelis Metselaar and Associate Prof. Ir. Dr. Ang Bee Chin who are the head and secretary of Centre of Advances Materials (CAM), Department of Mechanical Engineering, Faculty of Engineering, University of Malaya for providing me the XRD as well as FTIR facilities to analyze my samples effectively, and thus precise results can be obtained to reinforce my research study.

V

It is my great pleasure to acknowledge and thank to my research colleagues Tahsin, Low Yan Jie and Soh Wee Chen who helped me a lot throughout my research work. They always give me supportive comments which solve my doubts and enlighten me with their deeply thought-out technical insights. This work would not have been possible without their kind and skilled assistance.

Words are short to express my deep sense of gratitude towards my parents. I want to express my deepest gratitude and appreciation to my parents who always being there for me and always showering me with unwavering love and support. Without their blessings, I guess I might end up with unfinished work and keep blaming myself for not working hard on it.

I would like to dedicate this research work to God, my parents and my supervisor.

## TABLE OF CONTENTS

ABSTRACT	۲	111
ABSTRAK		IV
ACKNOWL	EDGEMENTS	V
TABLE OF	CONTENTS	VII
LIST OF FIG	GURES	X
LIST OF TA	ABLES	XII
LIST OF SY	MBOLS AND ABBREVIATIONS	XIII
CHAPTER 1	1: INTRODUCTION	15
1.1	Background	
1.2	Problem statement	17
1.3	Objectives	
1.4	Scope of study	
1.5	Outline	20
CHAPTER 2	2: LITERATURE REVIEW	21
2.1	Introduction	21
2.2	Silicon dioxide (SiO <sub>2</sub> )	

2.3	Ge	e as substrate material	25
2.4	Pro	operties of a high-κ dielectric	26
	2.4.1	High permittivity, κ value	26
	2.4.2	Insulator property with larger band gap $(E_g)$	27
	2.4.3	High thermal stability	27
	2.4.4	Excellent interface quality and film morphology	27
2.5	Hi	gh- $\kappa$ metal oxide and transition metal oxides (TMOs)	28
2.6	Ra	re earth oxides (REOs)	
2.7	Sa	marium (III) oxide (Sm <sub>2</sub> O <sub>3</sub> )	
2.8	De	eposition method for REO thin film	
	2.8.1	Chemical vapour deposition (CVD)	34
	2.8.2	Physical vapour deposition (PVD)	36
2.9	Th	ermal oxidation method	
СНАРТ	'ER 3: M	ATERIALS AND METHODOLOGY	
3.1	Int	roduction	
3.2	Ma	aterials	
	3.2.1	Substrate	
	3.2.2	Chemicals used in dip-cleaning process	40

	3.2.3	Materials used in sputtering process	40				
	3.2.4	Materials used in thermal oxidation	40				
3.3	Pro	ocedures for thin film fabrication	40				
	3.3.1	Dip-cleaning of Ge substrate	40				
	3.3.2	Sputtering of Sm metal on Ge substrate	41				
	3.3.3	Thermal oxidation of Sm <sub>2</sub> O <sub>3</sub>	41				
3.4	Ch	aracterization of $Sm_2O_3$ thin film	42				
	3.4.1	X-ray diffraction (XRD)	42				
	3.4.2	Fourier-transform infrared (FTIR) spectroscopy	45				
CHAPT	ER 4: RH	ESULTS AND DISCUSSION	47				
4.1	Int	roduction	47				
4.2	XRD analysis47						
4.3	FT-IR spectroscopy analysis						
CHAPT	ER 5: C(	DNCLUSION AND FUTURE RECOMMENDATION	56				
5.1	Co	nclusion	56				
5.2	Fut	ture recommendation	57				
REFERI	ENCES.		58				

## LIST OF FIGURES

Figure 2.1: Increasing of transistors per chip and clock speeds with respect to year by
Moore's law (Cheng & Jay Guo, 2004)21
Figure 2.2: Increase in tunneling current density as the oxide thickness decreases (Misra
et al., 2005)23
Figure 2.3: Schematic diagram of an n-p-n MOSFET transistor
Figure 2.4: Schematic diagram of GeO desorption mechanism (S. K. Wang et al., 2010).
Figure 2.5: Dielectric constant and band gap of various lanthanide (III) oxides (Goh,
2017)
Figure 2.6: Electronegativity and lattice energy of various lanthanide (III) oxides (Goh, 2017)
Figure 2.7: Various types of vapor deposition method (Toshiyuki, 2014)
Figure 2.8: Mechanism for one cycle of ALD (M Rosa, Lin, Pfeffer, Nielsen, & Dai,
2018)
Figure 2.9: Schematic illustration of RF magnetron sputtering(Bosco, van den Beucken,
Leeuwenburgh, & Jansen, 2012)
Figure 2.10: Schematic diagram for thermal oxidation method(Goh, 2017)38
Figure 3.1: Schematic diagram of procedures for Sm <sub>2</sub> O <sub>3</sub> thin film fabrication42

Figure	3.2:	Basic	working	mechanism	of	XRD	equipment.	(Source:
http://pri	ism.mit.	.edu/xray	/ accessed	on May, 2018)	)	•••••		43
Figure 3	8.3: Sir	nple illu	stration of	FT-IR instru	imenta	ation (S	ource: http://	/nptel.ac.in
accessed	on Ma	y, 2018).			•••••			46
Figure 4.	1: XRI	) patterns	s for therma	ıl oxidized san	nples a	at variou	s temperature	e49
Figure 4	.2: Plot	t of inten	sities for C	GeO <sub>2</sub> (011), Si	$m_2O_3$	(611) ar	nd Sm <sub>2</sub> Ge <sub>2</sub> O <sub>7</sub>	at various
temperat	ure							50
Figure 4.	.3: Crys	stallite siz	ze of <i>h</i> -GeC	$O_2$ at various te	mpera	atures	<u>}</u>	51
Figure 4.	4: W-H	I plot of <i>i</i>	<i>h</i> -GeO <sub>2</sub> for	thermal oxidiz	zed sat	mples at	600°C and 7	00°C53

Figure 4.5: FT-IR spectrum of thermal oxidized samples for various temperature......55

## LIST OF TABLES

Table 2.1: Comparison between Ge and Si as substrate material (Kamata, 2008).         26
Table 2.2: Summary of the common high-κ metal oxide and TMOs (Goh, 2017; .
Robertson, 2004; John Robertson & Wallace, 2015)29
Table 3.1: Properties of Ge wafer used   39
Table 4.1: ε and D for 600°C and 700°C samples

## LIST OF SYMBOLS AND ABBREVIATIONS

κ	: Dielectric constant
ε <sub>0</sub>	: Absolute permittivity (8.854 pF/m or pC/V.m)
3	: Microstrain
λ	: Wavelength (nm)
β	: Peak broadening
$\beta_D$	: Peak broadening due to crystallite size
$\beta_{\epsilon}$	: Peak broadening due to microstrain
θ	: Diffraction angle (°)
$\mu_{e}$	: Electron mobility (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )
$\mu_{ m h}$	: Hole mobility (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )
А	: Area of oxide layer (cm <sup>2</sup> )
a	: Lattice constant (nm or Å)
С	: Capacitance (pF)
D	: Crystallite size
D <sub>it</sub>	: Interface trap density $(eV^{-1} cm^{-2})$
d	: Interplanar spacing (nm)
Eg	: Bandgap energy (eV)
h, k, l	: Miller indices
$\mathbf{J}_{\mathrm{g}}$	: Leakage current density (A cm <sup>-2</sup> )
K	: Shape factor
n	: Integer (1, 2, 3)
t	: Oxide thickness
ALD	: Atomic layer deposition

ATR	:	Attenuated total reflection
CMOS	:	Complementary metal oxide semiconductor
CVD	:	Chemical vapor deposition
EOT	:	Equivalent oxide thickness
FT-IR	:	Fourier transform-infrared spectrometry
FWHM	:	Full width half maximum
IC	:	Integrated circuit
MOCVD	:	Metal organic chemical vapor deposition
MOS	:	Metal oxide semiconductor
MOSFET	:	Metal oxide semiconductor field effect transistor
PECVD	:	Plasma enhanced chemical vapor deposition
PLD	:	Pulsed laser deposition
PVD	:	Physical vapor deposition
REO	:	Rare earth oxide
RF	:	Radio frequency
T <sub>m</sub>	:	Melting temperature (°C)
TEM	:	Transmission electron microscopy
ТМО	:	Transition metal oxide
VFB	:	Valence flatband
W-H	:	Williamson-Hall method
XPS	:	X-ray photoelectron spectroscopy
XRD	:	X-ray diffraction/diffractometer

#### **CHAPTER 1: INTRODUCTION**

#### 1.1 Background

In the era of advanced technologies, electronic semiconductor devices play a vital role in human daily life and they had become the relevant tools for the mankind to carry out their daily activities. Portable devices like smart phones and tablets, displays, detectors, and photonics devices require high end semiconductor technologies in order to work in a more efficient way. For the intention to have a more efficient electronic device, researchers are focusing on the performance aspects such as nano-scale size (Cui & Lieber, 2001; Matsui, 2005), low cost (Habas, Platt, van Hest, & Ginley, 2010), high speed (Liao et al., 2010; Mueller, Xia, & Avouris, 2010), low power consumption and energy efficient from year to year (Asghari & Krishnamoorthy, 2011; S. Kim et al., 2012). These aspects are very important and compulsory when coming into the designing of integrated circuit (IC) so that devices with a higher performance can be produced. Moore's law has predicted that the density of the components together with the performance of the IC doubles every two years, which means the scale of the components must be small enough so that more components can be located on the IC (Kish, 2002; Thompson & Parthasarathy, 2006). In today semiconductor industries, the complementary metal-oxide-semiconductor (CMOS) transistor technology has come to a nanoscale size of less than 30 nm as compared to the transistor size in 2002 which is around 100 nm (Kish, 2002; Levisse, Giraud, Noel, Moreau, & Portal, 2017). This indicates that as time goes by, the size of the transistor decreases, however there comes a limit for the size reduction of the transistor.

The size of the transistor is highly depending on the dimension of the gate oxide layer, especially the thickness. The downscaling of the gate oxide has nearly comes to an end due to the excessive gate leakage current in ultrathin oxide ( $\leq 1$  nm) (Bohr & Young, 2017; Chien-Hao et al., 2002). Through the ultrathin gate oxide, electrons can then pass through it by tunneling effect, causing a leakage current. Since the capacitance of CMOS is directly proportional to dielectric constant ( $\kappa$ ) and inversely proportional to thickness, when the reduction of thickness has come to a plateau, the only way to increase the capacitance is by replacing a material that possesses a high value of  $\kappa$ . The native gate oxide growth on the silicon (Si) wafer, silicon dioxide (SiO<sub>2</sub>) was once widely used in the semiconductor industries because of its ability to grow natively on the Si substrate and therefore a low defect density interface can be produced, its high melting point (1713 °C), high resistivity ( $\geq 10^{15} \Omega$ -cm), great dielectric strength (10<sup>7</sup> V/cm) and large energy band gap (9 eV) (El-Kareh, 1995; Green et al., 1999). Apart from that, mass production is possible for SiO<sub>2</sub> gate oxide and most importantly the cost of manufacturing is low. Nevertheless, SiO<sub>2</sub> gate oxide shows a high leakage current characteristic due to severe electron tunneling when it is thin enough ( $\approx 1.2$  nm) and has a  $\kappa$ -value of 3.9, which is considered a low- $\kappa$  dielectric material (Bohr & Young, 2017; Green et al., 1999). Although there are numerous researches done to further downscaling the gate oxide thickness and to reduce the leakage current issues (J.-G. Lee, Kim, Seo, Cho, & Cha, 2016; Matsumoto et al., 2016; Sharma & Rana, 2015), selecting the high- $\kappa$  materials has become a huge concern among the researchers in the semiconductor industry.

#### **1.2 Problem statement**

As the technology getting more and more advanced these days, electronic device utilization is essential and therefore the performance of the device must be very high. In order to have high performance device, IC with high density of electronic component, i.e. transistor must be implemented. To be able to do so, the dimension of the transistor has to be downscaled especially the reduction in gate oxide thickness, so that more components can be implemented to the circuit. While the gate oxide thickness is no longer can be reduced due to high leakage current in the oxide layer, a substitution of materials with high- $\kappa$  value without further decreasing in thickness has to be done to replace the existing SiO<sub>2</sub> gate oxide (D. Gilmer et al., 2002).

Germanium (Ge) had raised a discussion among researchers and they are putting more interests into Ge because of it possesses a high carrier mobility over Si. Moreover, Ge shows some other advantages as well, such as smaller band gap that enables the device to work at a lower voltage, thus less power is consumed. Although it has a smaller band gap than Si, it is still high enough to prevent the instabilities through thermionic emissions and band-to-band tunneling (Pillarisetty, 2011). However, the native oxide of Ge, germanium oxide (GeO<sub>2</sub>) has poor electrical property which lead to a hardship in fabricating Ge MOSFET (Xie, Yu, Lai, Chan, & Zhu, 2008). Also, GeO<sub>2</sub> interface show a higher defect densities due to its lower stability as compared to SiO<sub>2</sub> (Afanas'ev et al., 2008).

To solve the problem above, there are several researches done by applying the technology of high- $\kappa$  dielectric used in Si MOS field-effect transistor (MOSFET) on Ge substrate. Since Ge requires only a lower temperature to activate the dopants which is good for combining with high- $\kappa$  materials, the technology can be applied well on the substrate (Houssa et al., 2007). The reason why applying high- $\kappa$  materials on Ge is to

obtaining a low equivalent oxide thickness (EOT) and also a thermally stable passivation layer rather than Ge oxide (Kamata, 2008). Many high- $\kappa$  materials have been investigate on Ge substrate such as aluminium oxide (Al<sub>2</sub>O<sub>3</sub>), zirconium oxide (ZrO<sub>2</sub>), hafnium oxide (HfO<sub>2</sub>), titanium oxide (TiO<sub>2</sub>), etc. However some of them show some undesirable results for the high- $\kappa$ /Ge gate stack. HfO<sub>2</sub> is unfavorable to be applied on Ge substrate due to its high leakage current ( $J_g$ ) without an intentional interfacial layer such as germanium oxinitride (GeON)(Yoshiki, Yuuichi, Tsunehiro, & Akira, 2005).

The emerging rare earth oxides (REO) have shown promising results on the high- $\kappa$ /Ge gate stack. Lanthanum oxide (La<sub>2</sub>O<sub>3</sub>), cerium oxide (CeO<sub>2</sub>), gadolinium oxide (Gd<sub>2</sub>O<sub>3</sub>) and dysprosium oxide (Dy<sub>2</sub>O<sub>3</sub>) are used as the candidates for high- $\kappa$  materials used on Ge substrate and the others REO are still being investigated on their performance when applying on Ge substrate (Afanas'ev et al., 2006; Dimoulas et al., 2007; Jaeyeol et al., 2007; Mavrou et al., 2008; Rahman, Evangelou, Androulidakis, & Dimoulas, 2009). It is predicted that samarium oxide (Sm<sub>2</sub>O<sub>3</sub>) is suitable to be used as promising REO gate oxide on Ge substrate because of its high- $\kappa$  properties, low leakage current at high electrical field, large band gap energy and low losses at low frequencies (Constantinescu, Ion, Galca, & Dinescu, 2012).

In this research,  $Sm_2O_3$  is grown on the Ge substrate by first sputtered the pure metal samarium (Sm) on the substrate and the stack then underwent thermal oxidation to develop  $Sm_2O_3/Ge$  gate stack. Since there are still no related researches on the effect of oxidation temperature on the growth of  $Sm_2O_3$  on Ge substrate, hence the oxidation temperature will be investigated in this research and the optimum temperature for the growth of the thin film will be proposed after the characterization is done.

#### 1.3 Objectives

The core objective of this research is to develop a layer of  $Sm_2O_3$  on the Ge substrate by first sputtering of pure rare earth Sm metal on the substrate and then followed by thermal oxidation in the furnace with oxygen (O<sub>2</sub>) flow. Concurrently, the sub-objectives to be achieved of this research are as shown as below:

- To investigate the effect of oxidation temperature to the growth of Sm<sub>2</sub>O<sub>3</sub> on Ge substrate by varying the temperature for the thermal oxidation, and observe which temperature works the best for the optimum growth of the oxide layer.
- To characterize the Sm<sub>2</sub>O<sub>3</sub> thin film growth on the Ge substrate at 300 °C, 400 °C, 500 °C, 600 °C and 700 °C.

#### **1.4** Scope of study

In this research,  $Sm_2O_3$  film is grown on Ge substrate by thermal oxidation. Before subjecting to thermal oxidation, pure Sm metal was first sputtered on the substrate. The Sm-sputtered-Ge substrate is proceeded to the furnace for thermal oxidation in fixed O<sub>2</sub> gas flow (150 cc/min), pressure (1 atm) and oxidation time (t = 15 minutes) to grow Sm<sub>2</sub>O<sub>3</sub> thin film. By varying the parameter of oxidation temperature (T = 300°C, 400°C, 500°C, 600°C and 700°C), the properties of the oxide film layer is investigated (Goh, Haseeb, & Wong, 2016). The physical characterization is carried out by using X-ray diffraction (XRD) to observe the composition found in the samples and predict the thickness of the oxide layer formed. Furthermore, Fourier-transform infrared spectroscopy (FT-IR) is performed to obtain the transmittance spectra of the oxide thin film.

#### 1.5 Outline

The outline of this research project is arranged in the systematic ways to provide a clear vision of the researched work. Chapter 1 mentions a general introduction about the background, current scenario and limitation of semiconductor technologies in the recent years, problem statement, objective and scope of study of this research. Chapter 2 explains further the literature review on first a detailed introduction about CMOS/MOSFET and the limitation faced by existing SiO<sub>2</sub>, followed by Ge as substrate material, various high- $\kappa$  materials and Sm<sub>2</sub>O<sub>3</sub> as gate oxide. Then it proceeds to the deposition methods of the thin film and finally the effect of temperature on the deposition method (thermal oxidation). While in Chapter 3, a well-ordered methodology of this researched is shown and described in detailed. Chapter 4 presents the results, analysis and discussion of the samples that are thermally oxidized by varying the time parameter. In Chapter 5, the research project is concluded together with the limitation and future prospect of present research.

#### **CHAPTER 2: LITERATURE REVIEW**

### 2.1 Introduction

MOSFET IC technologies grows in a tremendous speed and thus more and more powerful electronic components like capacitors and transistors have to be implemented into the IC in order to cope up with those technologies and to produce a high efficiency and high performance electronic device. Based on Gordon Moore's prediction, the components per chip increase by a factor of two every two years as shown in Fig 2.1 (Alferov, 2013; Cheng & Jay Guo, 2004). However, the famous prediction is almost coming to an end, which means that the further downscaling of the components has reached a limit (Im et al., 2000; Pei, Bin, Zhiyin, & Sheng, 2011).



Figure 2.1: Increasing of transistors per chip and clock speeds with respect to year by Moore's law (Cheng & Jay Guo, 2004).

The downscaling of MOSFET requires the reducing of oxide thickness in the transistor. As the thickness is reduced, the capacitance increases with respect to the formula given below:

Capacitance, 
$$C = \frac{\kappa \varepsilon_0 A}{t}$$
 (Equation 2.1)

where *C* is the oxide capacitance,  $\kappa$  is the oxide dielectric constant,  $\varepsilon_0$  is the absolute permittivity with a constant value (8.854 pF/m or pC/V.m), *A* is the area of the oxide layer and *t* is the oxide thickness (Wilk, Wallace, & Anthony, 2001; Zecheng et al., 2015). From the equation above, since the area of the oxide cannot be increased due to downscaling, thickness reduction is preferable in order to increase the capacitance and performance of the transistor. Si wafer is widely used in the semiconductor industries and its native oxide, SiO<sub>2</sub> is used as the gate oxide because of the ease of the growth of SiO<sub>2</sub> on Si substrate by just thermal oxidation, and therefore a larger batch can be produced and thus a low production cost can be possible (Wilk et al., 2001). Moreover, the thermal oxide grown possessed a higher quality and therefore it has gained the popularity in semiconductor sectors (Usui et al., 2013).

### 2.2 Silicon dioxide (SiO<sub>2</sub>)

Although there are advantages of  $SiO_2$  for being used for the past few decades, however, for further downscaling of the transistor, the performance of  $SiO_2$  as gate oxide has reached a limit due to its high leakage current (K. Kakushima et al., 2010). As the thickness decreases, especially when it is reduced to 1 nm, the gate tunneling in  $SiO_2$  is very severe and therefore inducing a high leakage current in the gate oxide (Salmani-Jelodar et al., 2016). This will cause a significant drop in the magnitude of capacitance as bias increases due to high gate tunneling current(Yang & Hu, 1999). Given a gate bias of 1 V, the reduction of SiO<sub>2</sub> gate oxide thickness from 3.0 nm to 1.0 nm causes an increment in gate current density  $(J_g)$ , from 1 x 10<sup>-6</sup> A/cm<sup>2</sup> to  $\approx$ 1 x 10<sup>4</sup> A/cm<sup>2</sup> as shown in Fig. 2.2 (Misra, Iwai, & Wong, 2005; Yeo, King, & Hu, 2002).



Figure 2.2: Increase in tunneling current density as the oxide thickness decreases (Misra et al., 2005).

Gate oxide function is to insulate the gate terminal and the connecting channel of the source-drain terminals of the MOSFET as shown in Fig. 2.3. With high leakage current, it will definitely decreases the performance and often resulting in intolerable power consumption and causes malfunction to the electronic device (D. C. Gilmer et al., 2002). Since that the thickness of gate oxide has to be reduced for further downscaling purpose, the alternative way to maintain the high capacitance is by substituting the relatively low- $\kappa$  SiO<sub>2</sub> ( $\kappa$  = 3.9) to a higher permittivity  $\kappa$  candidates based on Eq. 2.1. As  $\kappa$  increases, the capacitance remains unchanged despite further decreasing of oxide thickness. When coming into design purposes of using high permittivity dielectrics than that of SiO<sub>2</sub>, equivalent oxide thickness (EOT) magnitude is much more relevant than dielectric film thickness,

$$EOT = \frac{\kappa_{high-\kappa}}{\kappa_{SiO_2}} t_{SiO_2}$$
(Equation 2.2)

which is the new high- $\kappa$  oxide layer thickness with  $\kappa_{high-\kappa}$  requires to achieve the same capacitance given SiO<sub>2</sub> thickness,  $t_{SiO_2}$  with  $\kappa_{SiO_2}$ (Goh, 2017; He, Sun, Liu, & Zhang, 2012). Therefore, there are a lot of experimental works focusing on selecting the right high- $\kappa$  materials for MOSFET gate oxide, instead of SiO<sub>2</sub>.



Figure 2.3: Schematic diagram of an n-p-n MOSFET transistor

#### 2.3 Ge as substrate material

Although Si has been used for the substrate material due to the ease of high quality SiO<sub>2</sub> by thermal growing for the past decades, however recently researchers are putting more emphasizes on the Ge substrate as it had been shown to possess more advantages than Si when coming to the MOSFET applications (Houssa et al., 2007). In fabrication of the high speed and high efficiency IC, the carrier mobility plays a vital role in manipulating the aspect. Ge shows the greatest advantage over Si in terms of its superior carrier mobility, especially the electron mobility. Houssa et al. mentioned that the high carrier mobility of Ge gives an allowance to the boosting of drive current of the transistors. Band gap of Ge is relatively lower than Si, which allows a lower power consumption since the power supply voltage,  $V_{DD}$  can be further scaling (Houssa et al., 2007; Kamata, 2008). Table 2.1 shows the comparison between Ge and Si in terms of carrier mobility and other important parameters.

Ge was once used in the semiconductor industry and getting replaced by Si due to its high thermodynamically unstable native oxide GeO<sub>2</sub>. Unlike Si, Ge does not have a stable native oxide to passivate its surface. During the operation temperature above 450 °C, unstable GeO<sub>2</sub> tends to form GeO and thermally desorbed from the oxide interface (Ogawa et al., 2015). The formation of GeO leads to high defect densities at GeO<sub>2</sub>/Ge interface. However, several buffer technologies have been discovered to actually suppress the growth of GeO<sub>2</sub> layer, and Ge surface passivation such as NH<sub>3</sub> gas treatment (Cheng & Jay Guo, 2004; Pei et al., 2011), S-passivation (Zecheng et al., 2015), wet-NO treatment (L. Wang et al., 2015), CF<sub>4</sub> treatment (Xie et al., 2008) and etc. With proper surface treatment, high- $\kappa$ /Ge stack can be realized without any interfacial layers which enables the further scaling of gate EOT and effectively obtaining a higher mobility (Kamata, 2008; L. Wang et al., 2015). Also, the lower dopant activation temperatures enables the ease of integrating with a high- $\kappa$  materials (Ogawa et al., 2015).

	Ge	Si
Band gap (eV)	0.66	1.12
Electron mobility, $\mu_e$ (cm <sup>2</sup> /V.s)	3900	1500
Hole mobility, $\mu_h$ (cm <sup>2</sup> /V.s)	1900	450
Lattice constant, a (Å)	5.65	5.43
Melting point, $T_m$ (°C)	937	1412

Table 2.1: Comparison between Ge and Si as substrate material (Kamata, 2008).

#### 2.4 Properties of a high-κ dielectric

Several articles had pointed out various high- $\kappa$  ( $\kappa > 10$ ) materials to be applied on the MOSFET as gate dielectric as a means to provide a considerably thicker EOT dielectric to minimize leakage current and improve gate capacitance (Misra et al., 2005; Wilk et al., 2001). In order to be successfully implemented into the MOSFET application, high- $\kappa$  materials must possessed the following criteria such as high permittivity, large band gap, high thermal stability and excellent surface quality (Chiu, Mondal, & Pan, 2012; Lu & Zhang, 2012).

#### **2.4.1** High permittivity, κ value

High- $\kappa$  value ensures the high capacitance with respect to reduction in oxide thickness. However, the  $\kappa$  value cannot be extremely large because it may cause a large fringing field at the source and drain terminals.

#### 2.4.2 Insulator property with larger band gap $(E_g)$

The gate dielectric should have a larger band gap ( $E_g > 5 \text{ eV}$ ) since it required a larger band offset to hinder the Schottky emission of electron/hole of substrate-oxide interface. With a good band offset, the leakage current can be minimized.

#### 2.4.3 High thermal stability

Gate dielectric with high thermal stability is strongly required in MOSFET application. During high temperature operations, formation of other layer like native oxide at the high- $\kappa$ /substrate interface is not preferable since it will reduce the efficiency of the high- $\kappa$  dielectric. Also with high thermal stability, the high- $\kappa$  oxide material will not decompose easily under high temperature.

### 2.4.4 Excellent interface quality and film morphology

For the high performance CMOS device, the oxide/substrate must possess a high quality and must be free from interfacial defects. It is desired to select a high- $\kappa$  material that remains amorphous state since it can improve the electrical performance of the device by minimizing the defect state through self-interfacial bonding.

#### **2.5** High-*κ* metal oxide and transition metal oxides (TMOs)

There are numbers of researches done to seek for the high- $\kappa$  candidates to substitute SiO<sub>2</sub>, mostly are TMO (except Al<sub>2</sub>O<sub>3</sub>). When applied the high- $\kappa$  TMO on Si substrate, unfortunately, there are several issues associates with the ionic high- $\kappa$  oxides, which are mainly cause by the nature of TM-oxygen bond. TM oxidizes easily by transferring electrons from d and s-sub shell to oxygen 3s and 3p orbital, and the oxide film formed contains a large amount of oxygen voids that are easier to be partly crystallized, and thus leads to a higher trap density in the film (Misra et al., 2005). The information and further discussion on issues of TMO/Si are arranged and tabulated in Table 2.2.

However, in high- $\kappa$ /Ge stack, the issues found are mostly on the high interface state density ( $10^{12} - 10^{13}$ / eV.cm2) and the diffusion of Ge into high- $\kappa$  oxides due to the direct junction of high- $\kappa$ /Ge (Shibayama et al., 2012). The most severe problem found in high- $\kappa$ /Ge stack is the desorption of GeO at the interface as shown in Fig. 2.4, that causes the drop in surface quality and deteriorates the surface, and thus proposing a hard times in developing insulating TMO on the Ge substrate (S. K. Wang et al., 2010). HfO<sub>2</sub> is the common TMO used in the high- $\kappa$ /Ge stack; however it cannot be directly deposited on the Ge substrate, as it will degrade the electrical properties of the HfO<sub>2</sub>/Ge system (Ogawa et al., 2015). Ogawa et al. mentioned that the insertion of GeO<sub>2</sub> into the HfO<sub>2</sub>/Ge stack is not enough to increase the performance of Ge-MOS stack, and proposed by introducing a thin layer of Al<sub>2</sub>O<sub>3</sub> into the HfO<sub>2</sub>/GeO<sub>2</sub>/Ge stack, the Ge outdiffusion is suppressed and the GeO desorption can be controlled (Ogawa et al., 2015). Another high- $\kappa$  gate oxide material used to study high- $\kappa$ /Ge stack as compared to the HfO<sub>2</sub>/Ge (Yoshiki et al., 2005). Yoshiki et al. also declared that the inter-diffusion of Ge-rich interfacial layer into  $ZrO_2$  after annealing making the direct deposition of  $ZrO_2$ on Ge possible (Yoshiki et al., 2005). Nevertheless, there are past papers that mentioned the direct deposition of  $ZrO_2$  on Ge by atomic layer deposition (ALD) had a large lattice mismatch with Ge and failed to obtain a high quality epitaxy over the whole film, and thus lower the electrical performance of the gate dielectric (H. Kim, Chui, Saraswat, & McIntyre, 2003).

Materials	к	Band gap	Band Offset	Issues
		(eV)	with Si (eV)	
Al <sub>2</sub> O <sub>3</sub>	9	8.8	2.8	Large interfacial trap density, large flat band voltage ( $V_{FB}$ ) shift, large fixed charge.
$ZrO_2$	25	5.8	1.5	Interfacial layer formed easily and high interface state density, lateral oxidation at
HfO <sub>2</sub>	25	5.8	1.4	the edge of gate, growth of microcrystal after heat treatment, fixed charges exist and large $V_{FB}$ shift, in addition, HfO <sub>2</sub> has high concentration of oxygen vacancies causes a huge amount of trapped charges.
TiO <sub>2</sub>	80	3.5	0	Zero conduction offsets with Si, low thermodynamic stability, and low crystallization temperatures limit MOSFET fabrication process temperatures.
Ta <sub>2</sub> O <sub>5</sub>	22	4.4	0.35	Low conduction offsets with Si, low thermodynamic stability.
Y <sub>2</sub> O <sub>3</sub>	15	6	2.3	Low crystallization temperatures, higher interface density than $SiO_2$ and undesirable interfacial layers formed easily.

Table 2.2: Summary of the common high-κ metal oxide and TMOs (Goh, 2017; J Robertson, 2004; John Robertson & Wallace, 2015).



Figure 2.4: Schematic diagram of GeO desorption mechanism (S. K. Wang et al., 2010).

#### 2.6 Rare earth oxides (REOs)

As the most promising high- $\kappa$  TMO, HfO<sub>2</sub> and ZrO<sub>2</sub> show a downside in the degradation of electrical properties of the gate oxide, the rare earth metal oxide (REO) had grown a huge popularity among the high- $\kappa$  dielectric researchers. REO is explored and emerged as high- $\kappa$  candidate, and believed to show better results in MOSFET application due to its superior intrinsic characteristics (Chin, Cheong, & Hassan, 2010). Rare earth elements, also known as lanthanides are relatively abundant in the earth crust, despite the name "rare earth". Lanthanides consist of 15 elements from atomic number 57 to 71, lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Th), ytterbium (Yb), and lutetium (Lu). Pm exhibits radioactive property and does not occur naturally. Lanthanide oxide (LnO<sub>x</sub>) exists in different stoichiometries (LnO, LnO<sub>2</sub>, Ln<sub>2</sub>O<sub>3</sub>) owing

to different oxidation states of rare earth metals (+2, +3, +4). Due to the non-insulating properties of lanthanide (II) oxides (LnO<sub>2</sub>), they are thus not suitable to be used as gate dielectric (Osten et al., 2008).

Lanthanide (III) oxides (Ln<sub>2</sub>O<sub>3</sub>) are given a large attention for the MOSFET application since they satisfied the required criteria for high- $\kappa$  dielectric materials: high  $\kappa$  value, high band gap and band offset, thermodynamically and chemically stable, and high interface quality. Moreover, Ln<sub>2</sub>O<sub>3</sub> shows good electrical properties and low density of interfacial states ( $D_{it}$ ) when direct deposited on Ge substrate without any intermediate layer passivation (Mavrou et al., 2007). Fig. 2.5 shows the dielectric constant and band gap for various Ln<sub>2</sub>O<sub>3</sub>. From Fig. 2.5, the high- $\kappa$  candidates can be narrowed down into 5 (Tm<sub>2</sub>O<sub>3</sub>, Ho<sub>2</sub>O<sub>3</sub>, Ee<sub>2</sub>O<sub>3</sub>, Sm<sub>2</sub>O<sub>3</sub> and La<sub>2</sub>O<sub>3</sub>) after considering the  $\kappa$ value and band gap ( $\kappa > 12$ ,  $E_g > 5$  eV).

From the aspect of high permittivity, numerous works are done on La<sub>2</sub>O<sub>3</sub>/Si and La<sub>2</sub>O<sub>3</sub>/Ge since it has the largest  $\kappa$  value among the REO ( $\approx$  19) and possessed a large band gap (> 5eV) (Chang, Endo, Kato, Takenaka, & Takagi, 2017; Kuniyuki Kakushima et al., 2010). While utilizing REO as gate dielectric, high hygroscopic property is always the concern which the REO tends to absorb moisture from the environment, forming hydrate (Ln<sub>2</sub>O<sub>3</sub>.H<sub>2</sub>O). The hydrate is then forming the hydroxide (Ln(OH)<sub>3</sub>) layer that causes the EOT to be increased and reduces the  $\kappa$  of the REO. The hygroscopic property of REO highly depends on its lattice energy and electronegativity. As the electronegativity decreases and the lattice energy increases, the moisture reactivity with REO increases, meaning that, La<sub>2</sub>O<sub>3</sub> has the highest hygroscopic behavior while Lu<sub>2</sub>O<sub>3</sub> has the lowest hygroscopic behavior, based on Fig. 2.6 (Goh, 2017).



Figure 2.5: Dielectric constant and band gap of various lanthanide (III) oxides (Goh,

2017).



Figure 2.6: Electronegativity and lattice energy of various lanthanide (III) oxides (Goh,

2017).

#### 2.7 Samarium (III) oxide (Sm<sub>2</sub>O<sub>3</sub>)

While La<sub>2</sub>O<sub>3</sub> possessed the highest  $\kappa$  value but exhibits the highest hygroscopic behaviour, there is a need to seek for another REO, and Sm<sub>2</sub>O<sub>3</sub> is the best alternative REO since it has a high  $\kappa$  value as well, after La<sub>2</sub>O<sub>3</sub>. Not only that, amorphous oxide of Sm shows superior electrical properties such as low leakage current, high oxide capacitance and also thermodynamically stable on Si (Päiväsaari, Putkonen, & Niinistö, 2005). Moreover, Päiväsaari et al. also stated that Sm<sub>2</sub>O<sub>3</sub> has the lowest VFB shift and lowest leakage current density when comparing with another REO thin films of 50 nm deposited on Si by ALD method. When comparing La<sub>2</sub>O<sub>3</sub>/Si and Sm<sub>2</sub>O<sub>3</sub>/Si, again Sm<sub>2</sub>O<sub>3</sub> shows the lowest leakage current(Chin et al., 2010). Also to be mentioned, Sm<sub>2</sub>O<sub>3</sub> a suitable REO gate dielectric. Although there are still no published materials that mentioned about the performance of Sm<sub>2</sub>O<sub>3</sub>/Ge stack, but Sm<sub>2</sub>O<sub>3</sub> is believed and predicted to be well implemented on Ge substrate and thermodynamically stable on Ge.

### 2.8 Deposition method for REO thin film

There are two major types of REO thin film deposition method, which are chemical vapour deposition (CVD) and physical vapour deposition (PVD). Fig. 2.7 illustrates the various methods under the two main categories of thin film deposition method (Toshiyuki, 2014). The ultimate structure and the electrical performance of the gate oxide highly depending on the deposition method of the thin film and therefore the research purpose has to be taken into consideration while choosing the deposition method for gate oxide fabrication (Chin et al., 2010).



Figure 2.7: Various types of vapor deposition method (Toshiyuki, 2014).

#### 2.8.1 Chemical vapour deposition (CVD)

CVD involves precursors and chemical reactions between gases and vapours during the deposition process. Plasma enhanced CVD (PECVD), metal organic CVD (MOCVD) and ALD are the most common CVD methods used in thin film fabrication process. PECVD is the deposition method where a plasma of the reacting gases is generated, and the chemical reaction between the gases and the substrate takes place. PECVD method has the advantage that it only requires a low deposition temperature therefore defect formation, diffusion and metal layers degradation can be avoided(Ceiler, Kohl, & Bidstrup, 1995; W. G. Lee, Woo, Kim, Choi, & Oh, 1994). In MOCVD, elements that will be deposited on the substrate are combined with complex organic gas molecules, and passed over the hot surface of the substrate to promote reaction. By using MOCVD, multi-layer stacks can be realizable with each of a precise controlled thickness, thus the electrical and optical performance of the oxide is likely to be controlled. Also the main advantages of MOCVD are again low operation temperature using metalorganic precursors, conformal surface coverage and able to fill the vias with no defects(Gross, Fleming, Cheung, & Heimbrook, 1991). ALD is widely used in the thin film deposition and it involves alternative pulsing and purging of two or more precursors gases and vapours, promotes chemisorption and surface reaction on the substrate in a sequential manner (Chin et al., 2010; Leskelä & Ritala, 2002). The deposition of thin film is done with several cycles, as shown in Fig. 2.8, thus the growth stability and film thickness in each cycle can be easily controlled. Previous journal mentioned about the deposition of  $Sm_2O_3$  via ALD method showed a good result in low leakage current (Päiväsaari et al., 2005). However, the presence of the unwanted contaiminants on the precursors and reactors caused a drawback in ALD method (Chin et al., 2010).



Figure 2.8: Mechanism for one cycle of ALD (M Rosa, Lin, Pfeffer, Nielsen, & Dai,

2018).
### 2.8.2 Physical vapour deposition (PVD)

PVD possesses various vaccum deposition methods that transform the solid/liquid target into gas state and finally deposited on the substrate as thin film. Sputtering (RF magnetron), evaporation method and pulsed laser deposition (PLD) are the common representatives for PVD method. Evaporation method consists of the traditional thermal evaporation and electron beam (E-beam) evaporation. Both evaporation methods share the same principle, the target material is heated up in a vacuum chamber, either by hot filament or E-beam, the gaseous target material is then evaporates and deposited on the substrate located at the top. The only difference between these two evaporation methods is in traditional thermal evaporation, heat is used to evaporate the target while bombardation of electrons causing the heating and evaporating of the target in E-beam evaporation, therefore thermal evaporation often requires a higher operating temperature which are sometimes not preferable in thin film deposition. PLD method utilizes the high energy pulsed laser beam to focus and strike on the desired target material, causing ablation of the target and being deposited on the substrate. As the parameter of the laser beam can be manipulated (pulse intensity, wavelength, etc.), the thin film deposition process can also be controlled (Chin et al., 2010). Moreover, PLD method is simple, where stoichiometric deposition can be made possible by using multiple target at one time, and also multi-layer hetero-structures can be done by in-situ processing (Shan, Shin, Jang, & Yu, 2004). Nevertheless, the highly forward directed laser plume during laser ablation process causes the thickness of thin film to be greatly non-uniform and the composition varies across the film has limit the use of PLD in thin film deposition (Chin et al., 2010).

Radio frequency (RF) magnetron sputtering is believed to be highly utilized in thin film studies and industries. In basic sputtering process, high voltage is applied on the negative terminal (target material) and positive terminal (substrate). Due to the high voltage applied, the argon (Ar) gas in the chamber ionizes and forms plasma. The high energetic  $Ar^+$  ions are then bombarded to the target and causes the removal of the target material. The removed target material and some electrons are then accelerates to the substrate and deposited as thin film. While in RF magnetron sputtering, a strong magnetic field is generated around target area and cause the electrons to spiral along the magnetic field as shown in Fig. 2.9. Hence, it reduces the damage implied to the thin film on the substrate, maintain the stoichiometry and ensure an even thickness distribution of the thin film (Maurya, Sardarinejad, & Alameh, 2014). Also, this method is beneficial for deposition of non-metallic element such as oxide since non-conductive materials can be used as target materials.



Figure 2.9: Schematic illustration of RF magnetron sputtering(Bosco, van den Beucken, Leeuwenburgh, & Jansen, 2012).

## 2.9 Thermal oxidation method

Thermal oxidation involves the flow of oxygen ( $O_2$ ) gas to the substrate or metal-sputtered substrate and being heated up in a furnace as shown in Fig. 2.10. Thermal oxidation method exhibits several advantages: low operation cost, simple to perform and does not require high temperature or catalyst usage during thermal processing (Park, Kim, & Leem, 2015). Moreover, thermal oxidation has confirmed to be a simple ex-situ method to grow metal oxide films and enhance metal crystallinity(De Los Santos Valladares et al., 2014). While utilizing the thermal oxidation method, it is very important to recognize the parameters such as oxidation temperature, oxidation duration and  $O_2$  gas flow rate or gas ratio. According to Goh et al.,  $Sm_2O_3$  that grown on Si substrate by thermal oxidation method, at 700°C for 15 minutes had shown a superior electrical performance and thicker  $Sm_2O_3$  film grown with minimum thickness of interfacial layer and had smoother and uniform surface (Goh, 2017).



Figure 2.10: Schematic diagram for thermal oxidation method(Goh, 2017).

# **CHAPTER 3: MATERIALS AND METHODOLOGY**

# 3.1 Introduction

This chapter will discuss in detailed on the materials and methodology used in this research project. The chapter is arranged in following sequence as shown:

- i. Materials
- ii. Procedures for thin film fabrication
- iii. Characterization methods

# 3.2 Materials

# 3.2.1 Substrate

The substrate used is Ge wafer supplied by Wafer World, Inc. The properties of the Ge wafer used are as shown in Table 3.1.

Table 3.1:	Propertie	es of Ge	wafer used
------------	-----------	----------	------------

Properties	Description
Diameter	$100.0 \pm 0.5 \text{ mm}$
Туре	n-Ge doped with antimony (Sb)
Orientation	$(100) \pm 5^{\circ}$
Thickness	500 – 550 μm
Surface	single side polished
Resistivity	$0.005 - 0.02 \ \Omega.cm$

### 3.2.2 Chemicals used in dip-cleaning process

The chemicals used for dip-cleaning process are hydrofluoric acid (HF) solution with ratio of (1: 50 HF:  $H_2O$ ) and deionized (DI) water.

### 3.2.3 Materials used in sputtering process

By using TF 450 PVD RF sputtering system, Sm metallic layer is sputtered on the sample by utilizing pure Sm metal (Kurt J. Lesker, USA, 99.99% purity) as the target material and Ar gas as sputtering gas.

### **3.2.4** Materials used in thermal oxidation

The Sm-sputtered samples are place on the quartz boat before placing into the quartz tube inside the Carbolite CTF tube furnace. After that pure  $O_2$  gas is flow through the quartz tube for thermal oxidation to be taken place.

# **3.3 Procedures for thin film fabrication**

## 3.3.1 Dip-cleaning of Ge substrate

The Ge wafer is cut into samples of 1 cm x 1 cm each, and underwent dipcleaning process for the preparation of impurity-free samples. First, two beakers containing one with HF acid solution and another one with DI water are prepared, then a sample is immersed in HF acid solution and is taken out after about 10 seconds. After that, it is again immersed in DI water for another 10 seconds, removed and then wiped with clean paper towel. The whole dip cleaning process is then repeated for all the samples.

### 3.3.2 Sputtering of Sm metal on Ge substrate

During the RF sputtering process, metallic Sm layer is sputtered on the samples from the Sm target with the flow of Ar gas at room temperature. The pressure in the chamber, power supply, and Ar gas flow rate are set to  $3 \times 10^{-5}$  mbar, 170 W and 25 ml/minute, respectively for the whole sputtering process.

## 3.3.3 Thermal oxidation of Sm<sub>2</sub>O<sub>3</sub>

First, the flow of  $O_2$  gas through the furnace is checked to ensure smooth flow without the flow of other gases and the  $O_2$  flow rate is set to 150 ml/minute. Then the furnace is set up and the temperature increment of the furnace is set to 10 °C/minute until the desired temperature for thermal oxidation. In this research project, the parameter to be varied is the oxidation temperature and the temperature variations are 300 °C, 400 °C, 500 °C, 600 °C, and 700 °C. Once the temperature of the furnace reached the set temperature, the Sm-sputtered samples are placed carefully on the quartz boat and is put in the middle part of the quartz tube inside the furnace. After 15 minutes of thermal oxidation, the samples are let cool down to room temperature, then are carefully taken out and kept in dry container containing silica gel to prevent moisture absorption. After that, the samples of different oxidation temperature are proceeded with the physical characterization. The whole procedure of the gate oxide thin film fabrication is illustrated in Fig. 3.1.



Figure 3.1: Schematic diagram of procedures for Sm<sub>2</sub>O<sub>3</sub> thin film fabrication.

# 3.4 Characterization of Sm<sub>2</sub>O<sub>3</sub> thin film

## 3.4.1 X-ray diffraction (XRD)

XRD is a powerful technique to study the structural properties of a material, such as surface and morphology (Birkholz, Fewster, & Genzel, 2005). This technique is

widely used in thin film studies, especially to study the composition and crystallite size of the thin film developed. Generally XRD equipment consists of x-ray source and a detector, the X-ray is focused on the sample and scattered to be detected by the detector as shown in Fig. 3.2. The detector move in a circle around the sample and the position of it is recorded as 20. At each 20 angle, the intensity of the scattered X-ray is recorded by the detector in the form of "counts" or "counts per second". The sample rotates to accurately reflect each wavelength and satisfied Bragg's law:

$$n\lambda = 2dsin\theta$$
 (Equation 3.1)

For a crystal with *d* spacing (nm), when an X-ray beam with wavelength  $\lambda$  (nm) is directed to the crystal, reflection only occurs at a precise angle  $\theta$  (°) for n ordered reflection that obeyed the Eq. 3.1. Therefore, through XRD analysis of an unknown composition in materials can be identified by the known lattice constant of the composition in the database. Eq. 3.2 shows the relationship between interplanar spacing, *d* with the lattice constant, *a*, where *h*, *k*, and *l* are the miller indices of a plane.

$$d = \frac{a}{\sqrt{h^2 + k^2 + l^2}}$$
(Equation 3.2)



Figure 3.2: Basic working mechanism of XRD equipment. (Source:

<u>http://prism.mit.edu/xray/</u> accessed on May, 2018)

Besides knowing the composition of the materials, the crystallite size (*D*) and microstrain ( $\varepsilon$ ) of the materials due to crystal defects and dislocation can be known by analyzing the XRD peak broadening ( $\beta$ ) (Goh, 2017). This is because the nanocrystallite size, non-uniform lattice strain and defects will cause peak broadening that can be quantified. The broadening caused by strain is due to non-uniform distributions of atoms with respect to their own lattice position while broadening caused by crystallite size is due to the incoherent diffraction of finite size components with each other (Bushroa, Rahbari, Masjuki, & Muhamad, 2012). Among the techniques to analyze the peak broadening, e.g. Fourier method, Warren-Averbach method, Rietveld refinement and etc., Williamson-Hall (W-H) method is mostly used owing to its simplicity.

Since crystallite size (*D*) and microstrain ( $\varepsilon$ ) are mainly contributed to the peak broadening, crystallite size of Sm<sub>2</sub>O<sub>3</sub> is estimated simply by the Scherrer equation in Eq. 3.3 from the Debye-Scherrer analysis and microstrain is estimated through straininduced broadening equation as in Eq. 3.4 (Goh, 2017; Maniammal, Madhu, & Biju, 2017).

$$D = \frac{\kappa\lambda}{\beta_D \cos\theta}$$
(Equation 3.3)

$$\varepsilon = \frac{\beta_{\varepsilon}}{4tan\theta}$$
 (Equation 3.4)

From the Scherrer equation, *K* is the constant of shape factor that varies from 0.9 to 1.15, (in this case, K = 0.9),  $\lambda$  is the wavelength of x-ray used (nm),  $\beta_D$  is the full width half maximum (FWHM) of the peak for *D* at diffraction angle  $\theta$ . While in Eq. 3.4,  $\beta_{\varepsilon}$  is the FWHM of the peak for  $\varepsilon$  at peak position  $\theta$ .

According to W-H method, it is assumed that the two components of  $\beta_D$  and  $\beta_{\varepsilon}$  are independent to each other, hence both components can be added up that yields:

$$\beta_{hkl} = \beta_D + \beta_{\varepsilon} \tag{Equation 3.5}$$

By substituting Eq. 3.3 and Eq. 3.4 into Eq. 3.5, the equation can be expressed as Eq. 3.6 and can be further simplified as Eq. 3.7.

$$\beta_{hkl} = \frac{\kappa\lambda}{D\cos\theta} + 4\varepsilon \tan\theta \qquad (\text{Equation 3.6})$$

$$\beta_{hkl}cos\theta = \frac{\kappa\lambda}{D} + 4\varepsilon\sin\theta \qquad (\text{Equation 3.7})$$

The oxidized Sm<sub>2</sub>O<sub>3</sub> film is characterized using PANalytical Empyrean X-ray diffractometer (XRD) system in a scan ranging from 5° to 90° for  $2\theta$ , step size of 0.026 and time per step of 0.75 second. Copper radiation (Cu-K $\alpha$ ) with wavelength ( $\lambda = 0.15406$  nm) is used as the X-ray source in the system.

## 3.4.2 Fourier-transform infrared (FTIR) spectroscopy

FTIR spectroscopy is used to identify the organic and inorganic components in unknown materials by using the infrared ranged light. It is a powerful tool for identifying the types of bonds of molecule by producing infrared absorption or emission spectrum and the wavelength of light absorbed characterizes the chemical bonding through the spectrum. As shown in Fig 3.3, the moving mirror produces a difference in optical path, light energy is absorbed or transmitted throughout the process and finally the transmitted part reached the detector. The detector is then Fourier-transforms the signal into frequency domain, which wavenumber is corresponds to optical path difference in time domain. Then, an infrared transmittance spectrum can be produced as transmittance-wavenumber plot (Smith, 2011).

In this research project, FT-IR analysis is done by using Bruker Tensor 27 FT-IR spectroscope. The analysis is done with 32 scans per sample and attenuated total reflection (ATR) mode is employed.



Figure 3.3: Simple illustration of FT-IR instrumentation (Source: http://nptel.ac.in

accessed on May, 2018)

### **CHAPTER 4: RESULTS AND DISCUSSION**

## 4.1 Introduction

In Chapter 4, the results collected from (i) XRD and (ii) FT-IR analysis are evaluated based on the effect of thermal oxidation temperature to the growth of  $Sm_2O_3$ film. Then, the results analysis is followed by discussion on the physical properties of the  $Sm_2O_3$  film grown on Ge substrate and the optimum temperature for the growth of the thin oxide film is predicted according to the discussion.

### 4.2 XRD analysis

Fig. 4.1 shows the XRD patterns of the thermal oxidized samples for 300 °C, 400 °C, 500 °C, 600 °C and 700 °C. The peak for interfacial disamarium germanium oxide,  $Sm_2Ge_2O_7$  is detected at 54.19° for 300 °C, 400 °C, 500 °C, 600 °C and 700 °C samples, are confirmed by ICSD reference code of 00-031-1208 (Fig 4.1, cyan dashed line). As the oxidation temperature increases, the intensity of the peak for the interfacial layer decreases. For 700°C sample, hexagonal GeO<sub>2</sub>, *h*-GeO<sub>2</sub> peaks are found at 20.52°, 25.95°, 35.93°, 37.94°, 39.37°, 41.81°, 44.96°, 48.66°, 53.39°, 56.24°, 58.81°, 61.67°, 65.96°, 67.11°, 69.97°, 73.82°, 76.26°, 77.51°, 78.55° and 79.94° corresponding to (010), (011), (110), (102), (111), (020), (021), (112), (202), (210), (211), (113), (122), (031), (014), (302), (220), (114), (221) and (130), respectively (Fig. 4.1, black dotted lines). These peaks are confirmed by ICSD with reference code 98-005-9624 (Haines, Cambon, Philippot, Chapon, & Hull, 2002). For 600 °C sample, *h*-GeO<sub>2</sub> peaks are observed at 20.52°, 53.39° and 65.96°, corresponding to (010), (011), (202) and

(122), respectively. Besides that, for 500 °C sample, a small intensity of *h*-GeO<sub>2</sub> peak is found at 53.39° as plane (202) while for 400 °C sample, a relatively high peak of *h*-GeO<sub>2</sub> is detected at the same plane. Last but not least, a peak that represents *h*-GeO<sub>2</sub> (202) is detected at 53.39° for 300 °C sample. From this, as the temperature increases, the peak of *h*-GeO<sub>2</sub> increases owing to the diffusion of O<sub>2</sub> gas into the substrate and formed the native oxide. On the other hand, cubic Sm<sub>2</sub>O<sub>3</sub>, *c*-Sm<sub>2</sub>O<sub>3</sub> peak is observed at 51.73° as plane (611) for 300 °C and 500 °C (Fig. 4.1, green dashed line). The peak is confirmed by ISCD with reference code of 01-076-0153. It is observed that from the XRD patterns, there exists only *h*-GeO<sub>2</sub> and a small amount of Sm<sub>2</sub>Ge<sub>2</sub>O<sub>7</sub> for the 700 °C samples, and it is confirmed that there is no *c*-Sm<sub>2</sub>O<sub>3</sub> present in the 700 °C samples. In other words, oxidation temperature of 700 °C is not suitable for the growth of Sm<sub>2</sub>O<sub>3</sub> oxide layer on Ge substrate. Further exploration on the effect of the presence of Sm<sub>2</sub>Ge<sub>2</sub>O<sub>7</sub> interfacial layer on the gate oxide's effectiveness is required to strengthen the findings on this study.



Figure 4.1: XRD patterns for thermal oxidized samples at various temperatures.

Fig. 4.2 shows the intensity-temperature plot for h-GeO<sub>2</sub> (011) and c-Sm<sub>2</sub>O<sub>3</sub> (611). For the case of h-GeO<sub>2</sub> (011), the intensity is very low from 300 °C to 500 °C and slightly increased at 600 °C. At 700 °C, the plot shows a tremendous increase in intensity for h-GeO<sub>2</sub> (011). From Fig. 4.2, as the temperature increases from 300 °C to 700 °C, the intensity for h-GeO<sub>2</sub> (011) increases exponentially meaning that the crystallinity of h-GeO<sub>2</sub> is increasing over temperature and implies that the growth of h-GeO<sub>2</sub> at plane (011) is the highest at 700 °C, and a low intensity at 400 °C, 600 °C, and 700 °C. After 500 °C, the intensity of c-Sm<sub>2</sub>O<sub>3</sub> started to decrease and this may be

caused by the desorption of GeO, which causes defects in the form of scattered blisters on the film (Lei, Goh, Zainal Abidin, & Wong, 2017). Apart from that,  $Sm_2Ge_2O_7$  peak shows the highest intensity at 300 °C sample, and shows a huge decline at 400 °C, followed by 500 °C, 600 °C and 700 °C.



Figure 4.2: Plot of intensities for GeO<sub>2</sub> (011), Sm<sub>2</sub>O<sub>3</sub> (611) and Sm<sub>2</sub>Ge<sub>2</sub>O<sub>7</sub> at various temperatures.

By utilizing the Debye-Scherrer equation (Eq. 3.3), crystallite size of the particles can be determined. Fig. 4.3 shows the crytallite size of h-GeO<sub>2</sub> for samples at various temperatures (300 °C to 700 °C). Based on the calculation, the crystallite size at 300 °C is 9.68 nm, 27.45 nm at 400°C and 22.93 nm at 500°C. The average crystallite

size at 600 °C is 20.86 nm with a size distribution of 5.67 nm, while at 700 °C, the average crystallite size is 19.66 nm with a size distribution of 4.60 nm. From 300 °C to 400 °C, the crystallite size of *h*-GeO<sub>2</sub> increases sharply, while as the temperature continues to increase from 400 °C to 700 °C, the crystallite size for *h*-GeO<sub>2</sub> reduces and a smaller size distribution indicates the homogeneous crystallite size (Goh et al., 2016). The average crystallite size of *c*-Sm<sub>2</sub>O<sub>3</sub> cannot be calculated due to the inadequate information from the XRD data. For a more accurate way to determine crystallite size, transmission electron microscopy (TEM) should be carried out to observe and measure the crystallite size. Besides that, Williamson-Hall (W-H) analysis is done to estimate the crystallite size and the microstrain of the thin film.



Figure 4.3: Crystallite size of *h*-GeO<sub>2</sub> at various temperatures.

For W-H analysis, Fig. 4.4 shows the W-H plot of the *h*-GeO<sub>2</sub> for the thermal oxidized samples at 600 °C and 700 °C. For 300 °C to 500 °C samples, the analysis cannot be done due to the insufficient peaks of the *h*-GeO<sub>2</sub>. Also, the W-H analysis is not done for c-Sm<sub>2</sub>O<sub>3</sub> and Sm<sub>2</sub>Ge<sub>2</sub>O<sub>7</sub> as well owing to the same reason as mentioned above. In W-H analysis, the results are plotted in  $\beta_{hkl} \cos\theta$  against  $4 \sin\theta$ , where  $\beta_{hkl}$  is the total broadening for crystallite size and microstrain. From Eq. 3.7, the equation can actually be expressed in straight line equation, which is as shown in Eq. 4.1,

$$y = mx + c \tag{Equation 4.1}$$

where y corresponds to  $\beta_{hkl} \cos\theta$ , m is the gradient of the plot which is corresponding to microstrain ( $\varepsilon$ ), x corresponds to 4 sin $\theta$  and c is the y-intercept which is corresponding to  $\frac{\kappa\lambda}{D}$ , therefore the microstrain ( $\varepsilon$ ) and the crystallite size (D) of the thin film grown can be calculated through the W-H plot. From Fig.4.4,  $\varepsilon$  and D calculated from the plot for 600 °C and 700 °C samples, and the results are tabulated in Table 4.1.

Table 4.1: ɛ and D for 600 °C and 700 °C samples

Temperature (°C)	y-intercept of W-H plot	Gradient of W-H plot	$D = \frac{K\lambda}{y-intercept}$ (nm)	Е
600	0.00319	0.00229	43.46	0.00229
700	0.00453	0.00184	30.61	0.00184

As compared with the crystallite size calculated by the Debye-Scherrer equation, the results from the W-H plot show the same trend, which the crystallite size of h-GeO<sub>2</sub> decreases as the temperature increases from 600 °C to 700 °C. Also, the microstrain of h-GeO<sub>2</sub> decreases as well as the temperature decreases.



Figure 4.4: W-H plot of *h*-GeO<sub>2</sub> for thermal oxidized samples at 600 °C and 700 °C.

# 4.3 FT-IR spectroscopy analysis

For FT-IR spectroscopy analysis, the results are plotted in a graph as shown in Fig. 4.5 and hence the chemical bonds involved in the thin film can be detected. The graph is plotted on transmittance with arbitrary unit against the wavenumber (cm<sup>-1</sup>) in the range of 400 cm<sup>-1</sup> to 2000 cm<sup>-1</sup>. In this research project, the major interest is to focus on the growth of  $Sm_2O_3$  and  $GeO_2$ , therefore primary concerns are put on the Sm-O and Ge-O bonds. Based on previous findings, the FT-IR spectrum for pure  $Sm_2O_3$  crystal shows significant peaks at 665 cm<sup>-1</sup>, 730 cm<sup>-1</sup>, 860 cm<sup>-1</sup> and 975 cm<sup>-1</sup>, which describe

the stretching vibration of the Sm-O bond(Gao et al., 2003). Sone et al. stated that the modes for Sm-O are found at 419 cm<sup>-1</sup>, 475 cm<sup>-1</sup>, and 539 cm<sup>-1</sup> (Sone, Manikandan, Gurib-Fakim, & Maaza, 2015). Besides that, Goh et al. mentioned that Sm-O bands can be found at the wavenumber 409 cm<sup>-1</sup>, 418 cm<sup>-1</sup>, 432 cm<sup>-1</sup>, 439 cm<sup>-1</sup>, 473 cm<sup>-1</sup>, 482 cm<sup>-1</sup> and 502 cm<sup>-1</sup> (Goh et al., 2016). On the other hand, Ge-O vibration modes can be found at 518 cm<sup>-1</sup>, 589 cm<sup>-1</sup>, 903 cm<sup>-1</sup>, 927 cm<sup>-1</sup> and 959 cm<sup>-1</sup> (Lei et al., 2017).

From Fig. 4.5, for 300 °C sample, Sm-O peak is detected at 416 cm<sup>-1</sup>, Ge-O peaks are detected at 509 cm<sup>-1</sup>, 580 cm<sup>-1</sup>, 876 cm<sup>-1</sup> and 960 cm<sup>-1</sup>. For 400 °C and 500 °C samples, Sm-O bands are found at 416 cm<sup>-1</sup> and 444 cm<sup>-1</sup> while Ge-O are detected at 509 cm<sup>-1</sup>, 580 cm<sup>-1</sup>, 840 cm<sup>-1</sup>, 876 cm<sup>-1</sup>, 913 cm<sup>-1</sup> and 960 cm<sup>-1</sup>. For 600 °C, small peaks of Sm-O can be observed at 416 cm<sup>-1</sup> and 444 cm<sup>-1</sup> as in 400 °C and 500 °C samples, whereas Ge-O shows bands at 580 cm<sup>-1</sup>, 840 cm<sup>-1</sup>, 840 cm<sup>-1</sup>. Lastly for 700 °C sample, the spectrum shows only the presence of Ge-O peaks in the range of 500 to 1000 cm<sup>-1</sup> with very high intensity.

From the results, it is clearly shown that at 400 °C, there shows no large peak in the range of 500 to 1000 cm<sup>-1</sup> which corresponds to the Ge-O bond, meanwhile a relatively large peak is observed for the other samples and the peaks are shifted to the left as the temperature increases from 500 °C to 700 °C. The large peak of Ge-O is shifted to a smaller wavenumber side and increased in peak intensity owing to the growth in mass of GeO<sub>2</sub> as the temperature increases. As the mass increases, the vibration frequency decreases and thus results in a smaller wavenumber and larger peak intensity. When comparing the 400 °C and 500 °C samples, the intensity of the peak for Sm-O is higher in 500 °C sample. Overall, as the temperature increases from 300 °C to 700 °C, the intensity for the Ge-O peaks increases, and the intensity of Sm-O peaks increases from 300 °C to 500 °C, then decreases above 500 °C. As discussed in the XRD analysis, there shows no presence of Sm<sub>2</sub>O<sub>3</sub> in the FT-IR analysis as well for

700 °C sample, meaning that 700 °C is not suitable to grow the thin  $Sm_2O_3$  oxide film on Ge substrate.



Figure 4.5: FT-IR spectrum of thermal oxidized samples for various temperatures.

## **CHAPTER 5: CONCLUSION AND FUTURE RECOMMENDATION**

### 5.1 Conclusion

In this entire research project, Sm<sub>2</sub>O<sub>3</sub> film was successfully grown on Ge substrate by thermal oxidation process and the effect of oxidation temperature on the thin oxide film grown was studied. Then the physical properties of the thin oxide film were determined. Sm metal was sputtered onto the Ge substrate, and thermally oxidized at various temperatures, from 300°C to 700°C for 15 minutes. Characterization methods of XRD and FT-IR analysis were carried out to study the physical properties of the thin oxide film. From XRD analysis, GeO2 started to grow at 300°C, and grow intensively starting at 600°C. By calculating the crystallite size of GeO<sub>2</sub> by Debye-Scherrer equation, it showed the smallest crystallite size at 300°C, and a sharp increase at 400°C, followed by a decreasing trend after 400°C to 700°C. After W-H analysis for GeO<sub>2</sub> at 600°C and 700°C, the results showed that the crystallite size and the microstrain of GeO<sub>2</sub> decreases as the temperature increases from 600°C to 700°C. For Sm<sub>2</sub>O<sub>3</sub> thin film, the intensity shows the highest value at 500°C. From FT-IR analysis, Sm-O bond(s) was found for 300°C, 400°C, 500°C and 600°C samples. Among them, 500°C sample shows the highest peak intensity for Sm-O bonds. For 700°C sample, Ge-O peaks showed a very high intensity and no Sm-O bond was detected for 700°C sample. Based on these two analysis, 500°C can be said to be the optimum oxidation temperature for the growth of Sm<sub>2</sub>O<sub>3</sub> thin film on Ge substrate.

# 5.2 Future recommendation

To further proceed with the thin film analysis, other characterization methods have to be done such as Raman spectroscopy to identify molecules and study chemical bonding, X-ray photoelectron spectroscopy (XPS) to analyze the surface chemistry and binding energy of electronic states, TEM to observe the surface roughness, to calculate the true crystallite size and the thickness of the thin film grow, and various electrical tests to test for the capacitance, breakdown current and breakdown electric field of the oxide film. By further undergoing the characterization processes as mentioned above, more information about the Sm<sub>2</sub>O<sub>3</sub> thin film can be known. Last but not least, as a recommendation for future research, the thermal oxidation method of Sm<sub>2</sub>O<sub>3</sub> on Ge substrate can be replaced by other deposition methods such as ALD since ALD method can produce a superior thin oxide film with a very low level of impurities.

#### REFERENCES

- Afanas'ev, V. V., Shamuilia, S., Stesmans, A., Dimoulas, A., Panayiotatos, Y., Sotiropoulos, A., Brunco, D. P. (2006). Electron energy band alignment at interfaces of (100)Ge with rare-earth oxide insulators. *Applied Physics Letters*, 88(13), 132111. doi: 10.1063/1.2191736
- Afanas'ev, V. V., Stesmans, A., Delabie, A., Bellenger, F., Houssa, M., & Meuris, M. (2008). Electronic structure of GeO2-passivated interfaces of (100)Ge with Al2O3 and HfO2. *Applied Physics Letters*, 92(2), 022109. doi: 10.1063/1.2831668
- Alferov, Z. (2013). Heterostructures for optoelectronics: history and modern trends. *Proceedings of the IEEE, 101*(10), 2176-2182.
- Asghari, M., & Krishnamoorthy, A. V. (2011). Energy-efficient communication. *Nature Photonics*, *5*, 268. doi: 10.1038/nphoton.2011.68
- Birkholz, M., Fewster, P., & Genzel, C. (2005). *Thin Film Analysis by X-ray Scattering* (Vol. 58).
- Bohr, M. T., & Young, I. A. (2017). CMOS Scaling Trends and Beyond. *IEEE Micro*, *37*(6), 20-29. doi: 10.1109/MM.2017.4241347
- Bosco, R., van den Beucken, J., Leeuwenburgh, S., & Jansen, J. (2012). Surface Engineering for Bone Implants: A Trend from Passive to Active Surfaces (Vol. 2).
- Bushroa, A., Rahbari, R., Masjuki, H., & Muhamad, M. (2012). Approximation of crystallite size and microstrain via XRD line broadening analysis in TiSiN thin films. *Vacuum*, 86(8), 1107-1112.
- Ceiler, M., Kohl, P., & Bidstrup, S. (1995). Plasma-Enhanced Chemical Vapor Deposition of Silicon Dioxide Deposited at Low Temperatures. *Journal of the Electrochemical Society*, 142(6), 2067-2071.
- Chang, C.-Y., Endo, K., Kato, K., Takenaka, M., & Takagi, S. (2017). Modulation of sub-threshold properties of InGaAs MOSFETs by La2O3 gate dielectrics. *AIP Advances*, 7(9), 095215.
- Cheng, X., & Jay Guo, L. (2004). A combined-nanoimprint-and-photolithography patterning technique. *Microelectronic Engineering*, 71(3), 277-282. doi: https://doi.org/10.1016/j.mee.2004.01.041
- Chien-Hao, C., Yean-Kuen, F., Shyh-Fann, T., Wen-Tse, H., Chih-Wei, Y., Tzu-Hsuan, H., Mong-Song, L. (2002). Downscaling limit of equivalent oxide thickness in formation of ultrathin gate dielectric by thermal-enhanced remote plasma

nitridation. IEEE Transactions on Electron Devices, 49(5), 840-846. doi: 10.1109/16.998593

- Chin, W. C., Cheong, K. Y., & Hassan, Z. (2010). Sm2O3 gate dielectric on Si substrate. *Materials Science in Semiconductor Processing*, 13(5), 303-314. doi: https://doi.org/10.1016/j.mssp.2011.02.001
- Chiu, F. C., Mondal, S., & Pan, T. M. (2012). Structural and Electrical Characteristics of Alternative High-k Dielectrics for CMOS Applications. *High-k Gate Dielectrics for CMOS Technology*, 111-184.
- Constantinescu, C., Ion, V., Galca, A. C., & Dinescu, M. (2012). Morphological, optical and electrical properties of samarium oxide thin films. *Thin Solid Films*, *520*(20), 6393-6397. doi: https://doi.org/10.1016/j.tsf.2012.06.049
- Cui, Y., & Lieber, C. M. (2001). Functional nanoscale electronic devices assembled using silicon nanowire building blocks. *science*, 291(5505), 851-853.
- De Los Santos Valladares, L., Ionescu, A., Holmes, S., Barnes, C. H., Bustamante Dominguez, A., Avalos Quispe, O., Ferrari, A. C. (2014). Characterization of Ni thin films following thermal oxidation in air. Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, 32(5), 051808.
- Dimoulas, A., Brunco, D. P., Ferrari, S., Seo, J. W., Panayiotatos, Y., Sotiropoulos, A., Heyns, M. M. (2007). Interface engineering for Ge metal-oxide–semiconductor devices. *Thin Solid Films*, 515(16), 6337-6343. doi: https://doi.org/10.1016/j.tsf.2006.11.129
- El-Kareh, B. (1995). Thermal Oxidation and Nitridation *Fundamentals of Semiconductor Processing Technology* (pp. 39-85). Boston, MA: Springer US.
- Gao, J., Zhao, Y., Yang, W., Tian, J., Guan, F., Ma, Y., Wang, Y. (2003). Preparation of samarium oxide nanoparticles and its catalytic activity on the esterification. *Materials Chemistry and Physics*, 77(1), 65-69. doi: https://doi.org/10.1016/S0254-0584(01)00594-6
- Gilmer, D., Hegde, R., Cotton, R., Garcia, R., Dhandapani, V., Triyoso, D., Prabhu, L. (2002). Compatibility of polycrystalline silicon gate deposition with HfO 2 and Al 2 O 3/HfO 2 gate dielectrics. *Applied Physics Letters*, *81*(7), 1288-1290.
- Gilmer, D. C., Hegde, R., Cotton, R., Garcia, R., Dhandapani, V., Triyoso, D., Tobin, P. (2002). Compatibility of polycrystalline silicon gate deposition with HfO2 and Al2O3/HfO2 gate dielectrics. *Applied Physics Letters*, 81(7), 1288-1290. doi: 10.1063/1.1499514
- Goh, K. H. (2017). Samarium oxide and samarium oxynitride thin film gate oxides on silicon substrate/Goh Kian Heng. University of Malaya.

- Goh, K. H., Haseeb, A. S. M. A., & Wong, Y. H. (2016). Effect of Oxidation Temperature on Physical and Electrical Properties of Sm2O3 Thin-Film Gate Oxide on Si Substrate. *Journal of Electronic Materials*, 45(10), 5302-5312. doi: 10.1007/s11664-016-4694-z
- Green, M. L., Sorsch, T. W., Timp, G. L., Muller, D. A., Weir, B. E., Silverman, P. J., Kim, Y. O. (1999). Understanding the limits of ultrathin SiO2 and Si□O□N gate dielectrics for sub-50 nm CMOS. *Microelectronic Engineering*, 48(1), 25-30. doi: https://doi.org/10.1016/S0167-9317(99)00330-5
- Gross, M. E., Fleming, C. G., Cheung, K. P., & Heimbrook, L. A. (1991). Liquid source metalorganic chemical vapor deposition of aluminum from triethylamine alane. *Journal of Applied Physics*, 69(4), 2589-2592. doi: 10.1063/1.348649
- Habas, S. E., Platt, H. A. S., van Hest, M. F. A. M., & Ginley, D. S. (2010). Low-Cost Inorganic Solar Cells: From Ink To Printed Device. *Chemical Reviews*, 110(11), 6571-6594. doi: 10.1021/cr100191d
- Haines, J., Cambon, O., Philippot, E., Chapon, L., & Hull, S. (2002). A Neutron Diffraction Study of the Thermal Stability of the α-Quartz-Type Structure in Germanium Dioxide. *Journal of Solid State Chemistry*, 166(2), 434-441. doi: https://doi.org/10.1006/jssc.2002.9625
- He, G., Sun, Z., Liu, M., & Zhang, L. (2012). Scaling and Limitation of Si-Based CMOS. *High-k Gate Dielectrics for CMOS Technology*, 1-29.
- Houssa, M., Satta, A., Simoen, E., De Jaeger, B., Meuris, M., Caymax, M., & Heyns, M. (2007). Electrical performance of Ge devices *Germanium-Based Technologies: From Materials to Devices* (pp. 233): Elsevier Amstredam.
- Im, Y. H., Park, J.-S., Hahn, Y. B., Nahm, K.-S., Lee, Y.-S., C. Cho, B., J. Pearton, S. (2000). Cl2-based dry etching of GaN films under inductively coupled plasma conditions (Vol. 18).
- Jaeyeol, S., Kuniyuki, K., Parhat, A., Kazuo, T., Nobuyuki, S., Takeo, H., & Hiroshi, I. (2007). Characteristics of Ultrathin Lanthanum Oxide Films on Germanium Substrate: Comparison with Those on Silicon Substrate. *Japanese Journal of Applied Physics*, 46(4L), L376.
- Kakushima, K., Tachi, K., Ahmet, P., Tsutsui, K., Sugii, N., Hattori, T., & Iwai, H. (2010). Advantage of further scaling in gate dielectrics below 0.5 nm of equivalent oxide thickness with La2O3 gate dielectrics. *Microelectronics Reliability*, 50(6), 790-793.
- Kakushima, K., Tachi, K., Ahmet, P., Tsutsui, K., Sugii, N., Hattori, T., & Iwai, H. (2010). Advantage of further scaling in gate dielectrics below 0.5nm of equivalent oxide thickness with La2O3 gate dielectrics. *Microelectronics Reliability*, 50(6), 790-793. doi: https://doi.org/10.1016/j.microrel.2010.02.001
- Kamata, Y. (2008). High-k/Ge MOSFETs for future nanoelectronics. *Materials Today*, *11*(1), 30-38. doi: https://doi.org/10.1016/S1369-7021(07)70350-4

- Kim, H., Chui, C. O., Saraswat, K. C., & McIntyre, P. C. (2003). Local epitaxial growth of ZrO2 on Ge (100) substrates by atomic layer epitaxy. *Applied Physics Letters*, 83(13), 2647-2649. doi: 10.1063/1.1613031
- Kim, S., Konar, A., Hwang, W.-S., Lee, J. H., Lee, J., Yang, J., Kim, K. (2012). Highmobility and low-power thin-film transistors based on multilayer MoS2 crystals. *Nature Communications*, 3, 1011. doi:10.1038/ncomms2018 https://www.nature.com/articles/ncomms2018#supplementary-information
- Kish, L. B. (2002). End of Moore's law: thermal (noise) death of integration in micro and nano electronics. *Physics Letters A*, 305(3), 144-149. doi: https://doi.org/10.1016/S0375-9601(02)01365-8
- Lee, J.-G., Kim, H.-S., Seo, K.-S., Cho, C.-H., & Cha, H.-Y. (2016). High quality PECVD SiO2 process for recessed MOS-gate of AlGaN/GaN-on-Si metal– oxide–semiconductor heterostructure field-effect transistors. *Solid-State Electronics*, 122, 32-36. doi: https://doi.org/10.1016/j.sse.2016.04.016
- Lee, W. G., Woo, S. I., Kim, J. C., Choi, S. H., & Oh, K. H. (1994). Preparation and properties of amorphous TiO2 thin films by plasma enhanced chemical vapor deposition. *Thin Solid Films*, 237(1), 105-111. doi: https://doi.org/10.1016/0040-6090(94)90245-3
- Lei, Z. C., Goh, K. H., Zainal Abidin, N. I., & Wong, Y. H. (2017). Effect of oxidation temperature on physical and electrical properties of ZrO2 thin-film gate oxide on Ge substrate. *Thin Solid Films*, 642, 352-358. doi: https://doi.org/10.1016/j.tsf.2017.10.008
- Leskelä, M., & Ritala, M. (2002). Atomic layer deposition (ALD): from precursors to thin film structures. *Thin Solid Films*, 409(1), 138-146.
- Levisse, A., Giraud, B., Noel, J. P., Moreau, M., & Portal, J. M. (2017, 20-23 Feb. 2017). *High density emerging resistive memories: What are the limits?* Paper presented at the 2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS).
- Liao, L., Lin, Y.-C., Bao, M., Cheng, R., Bai, J., Liu, Y., Duan, X. (2010). High-speed graphene transistors with a self-aligned nanowire gate. *Nature*, 467, 305. doi:10.1038/nature09405 https://www.nature.com/articles/nature09405#supplementary-information
- Lu, H. L., & Zhang, D. W. (2012). Issues in High-k Gate Dielectrics and its Stack Interfaces. *High-k Gate Dielectrics for CMOS Technology*, 31-59.
- M Rosa, T., Lin, J., Pfeffer, R., Nielsen, D., & Dai, L. (2018). Synthesis of Amine-Modified Aerogel Sorbents and Metal- Organic Framework-5 (MOF-5) Membranes for Carbon Dioxide Separation.
- Maniammal, K., Madhu, G., & Biju, V. (2017). X-ray diffraction line profile analysis of nanostructured nickel oxide: Shape factor and convolution of crystallite size and microstrain contributions. *Physica E: Low-dimensional Systems and Nanostructures*, 85, 214-222. doi: https://doi.org/10.1016/j.physe.2016.08.035

- Matsui, I. (2005). Nanoparticles for Electronic Device Applications: A Brief Review. JOURNAL OF CHEMICAL ENGINEERING OF JAPAN, 38(8), 535-546. doi: 10.1252/jcej.38.535
- Matsumoto, T., Nakajima, H., Irishika, D., Nonaka, T., Imamura, K., & Kobayashi, H. (2016). Ultrathin SiO2 layer formed by the nitric acid oxidation of Si (NAOS) method to improve the thermal-SiO2/Si interface for crystalline Si solar cells (Vol. 395).
- Maurya, D., Sardarinejad, A., & Alameh, K. (2014). Recent developments in RF magnetron sputtered thin films for pH sensing applications—An overview. *Coatings*, 4(4), 756-771.
- Mavrou, G., Galata, S., Tsipas, P., Sotiropoulos, A., Panayiotatos, Y., Dimoulas, A., Dieker, C. (2008). Electrical properties of La2O3 and HfO2/La2O3 gate dielectrics for germanium metal-oxide-semiconductor devices. *Journal of Applied Physics*, 103(1), 014506. doi: 10.1063/1.2827499
- Mavrou, G., Galata, S. F., Sotiropoulos, A., Tsipas, P., Panayiotatos, Y., Dimoulas, A., Dieker, C. (2007). Germanium metal-insulator-semiconductor capacitors with rare earth La2O3 gate dielectric. *Microelectronic Engineering*, 84(9), 2324-2327. doi: https://doi.org/10.1016/j.mee.2007.04.036
- Misra, D., Iwai, H., & Wong, H. (2005). High-k gate dielectrics. Interface, 14(2), 30-34.
- Mueller, T., Xia, F., & Avouris, P. (2010). Graphene photodetectors for high-speed optical communications. *Nature Photonics*, 4, 297. doi: 10.1038/nphoton.2010.40 https://www.nature.com/articles/nphoton.2010.40#supplementary-information
- Ogawa, S., Asahara, R., Minoura, Y., Sako, H., Kawasaki, N., Yamada, I., Watanabe, H. (2015). Insights into thermal diffusion of germanium and oxygen atoms in HfO2/GeO2/Ge gate stacks and their suppressed reaction with atomically thin AlOx interlayers. *Journal of Applied Physics*, *118*(23), 235704. doi: 10.1063/1.4937573
- Osten, H. J., Laha, A., Czernohorsky, M., Bugiel, E., Dargis, R., & Fissel, A. (2008). Introducing crystalline rare-earth oxides into Si technologies. *physica status solidi* (*a*), 205(4), 695-707. doi: 10.1002/pssa.200723509
- Päiväsaari, J., Putkonen, M., & Niinistö, L. (2005). A comparative study on lanthanide oxide thin films grown by atomic layer deposition. *Thin Solid Films*, 472(1), 275-281. doi: https://doi.org/10.1016/j.tsf.2004.06.160
- Park, S., Kim, Y., & Leem, J.-Y. (2015). Oxidation temperature effects on ZnO thin films prepared from Zn thin films on quartz substrates. *Journal of nanoscience* and nanotechnology, 15(11), 8460-8463.
- Pei, W., Bin, C., Zhiyin, G., & Sheng, L. (2011). A study of GaN-based LED structure etching using inductively coupled plasma. *Journal of Physics: Conference Series*, 276(1), 012082.

- Pillarisetty, R. (2011). Academic and industry research progress in germanium nanodevices. *Nature*, 479, 324. doi: 10.1038/nature10678
- Rahman, M., Evangelou, E., Androulidakis, I., & Dimoulas, A. (2009). Current transport mechanism in high-κ cerium oxide gate dielectrics grown on Germanium substrates. *Electrochemical and Solid-State Letters*, *12*(5), H165-H168.
- Robertson, J. (2004). High dielectric constant oxides. *The European Physical Journal-Applied Physics*, 28(3), 265-291.
- Robertson, J., & Wallace, R. M. (2015). High-K materials and metal gates for CMOS applications. *Materials Science and Engineering: R: Reports, 88, 1-41.*
- Salmani-Jelodar, M., Ilatikhameneh, H., Kim, S., Ng, K., Sarangapani, P., & Klimeck, G. (2016). Optimum High-k Oxide for the Best Performance of Ultra-Scaled Double-Gate MOSFETs. *IEEE Transactions on Nanotechnology*, 15(6), 904-910. doi: 10.1109/TNANO.2016.2583411
- Shan, F. K., Shin, B. C., Jang, S. W., & Yu, Y. S. (2004). Substrate effects of ZnO thin films prepared by PLD technique. *Journal of the European Ceramic Society*, 24(6), 1015-1018. doi: https://doi.org/10.1016/S0955-2219(03)00397-2
- Sharma, R., & Rana, A. K. (2015). *Strained Si: Opportunities and challenges in nanoscale MOSFET*. Paper presented at the Recent Trends in Information Systems (ReTIS), 2015 IEEE 2nd International Conference on.
- Shibayama, S., Kato, K., Sakashita, M., Takeuchi, W., Nakatsuka, O., & Zaima, S. (2012). Improvement of Al2O3/Ge interfacial properties by O2-annealing. *Thin Solid Films*, 520(8), 3397-3401. doi: https://doi.org/10.1016/j.tsf.2011.10.103
- Smith, B. C. (2011). Fundamentals of Fourier transform infrared spectroscopy: CRC press.
- Sone, B. T., Manikandan, E., Gurib-Fakim, A., & Maaza, M. (2015). Sm2O3 nanoparticles green synthesis via Callistemon viminalis' extract. *Journal of Alloys and Compounds*, 650, 357-362. doi: https://doi.org/10.1016/j.jallcom.2015.07.272
- Thompson, S. E., & Parthasarathy, S. (2006). Moore's law: the future of Si microelectronics. *Materials Today*, 9(6), 20-25. doi: https://doi.org/10.1016/S1369-7021(06)71539-5
- Toshiyuki, K. (2014). Physics on development of open-air atmospheric pressure thin film fabrication technique using mist droplets: Control of precursor flow. *Japanese Journal of Applied Physics*, *53*(5S1), 05FF08.
- Usui, T., Donnelly, C. A., Logar, M., Sinclair, R., Schoonman, J., & Prinz, F. B. (2013). Approaching the limits of dielectric breakdown for SiO2 films deposited by plasma-enhanced atomic layer deposition. *Acta Materialia*, 61(20), 7660-7670. doi: https://doi.org/10.1016/j.actamat.2013.09.003

- Wang, L., Liu, W., Zhang, Y., Zhang, Z.-H., Tiam Tan, S., Yi, X., Volkan Demir, H. (2015). Graphene-based transparent conductive electrodes for GaN-based light emitting diodes: Challenges and countermeasures. *Nano Energy*, 12, 419-436. doi: https://doi.org/10.1016/j.nanoen.2014.12.035
- Wang, S. K., Kita, K., Lee, C. H., Tabata, T., Nishimura, T., Nagashio, K., & Toriumi, A. (2010). Desorption kinetics of GeO from GeO2/Ge structure. *Journal of Applied Physics*, 108(5), 054104. doi: 10.1063/1.3475990
- Wilk, G. D., Wallace, R. M., & Anthony, J. (2001). High-κ gate dielectrics: Current status and materials properties considerations. *Journal of applied physics*, 89(10), 5243-5275.
- Xie, R., Yu, M., Lai, M. Y., Chan, L., & Zhu, C. (2008). High-k gate stack on germanium substrate with fluorine incorporation. *Applied Physics Letters*, 92(16), 163505. doi: 10.1063/1.2913048
- Yang, K. J., & Hu, C. (1999). MOS capacitance measurements for high-leakage thin dielectrics. *IEEE Transactions on Electron Devices*, 46(7), 1500-1501.
- Yeo, Y.-C., King, T.-J., & Hu, C. (2002). Direct tunneling leakage current and scalability of alternative gate dielectrics. *Applied Physics Letters*, 81(11), 2091-2093. doi: 10.1063/1.1506941
- Yoshiki, K., Yuuichi, K., Tsunehiro, I., & Akira, N. (2005). Direct Comparison of ZrO 2 and HfO 2 on Ge Substrate in Terms of the Realization of Ultrathin High-κ Gate Stacks. *Japanese Journal of Applied Physics*, 44(4S), 2323.
- Zecheng, L., Jialin, P., Takashi, K., Kenji, I., Keigo, T., Hiroki, K., Masaru, H. (2015). Suppression of plasma-induced damage on GaN etched by a Cl 2 plasma at high temperatures. *Japanese Journal of Applied Physics*, *54*(6S2), 06GB04.